

# LSM6DSV16X: 6-axis IMU with embedded sensor fusion, AI, Qvar for high-end applications

#### Introduction

This document provides usage information and application hints related to ST's LSM6DSV16X 6-axis IMU (inertial measurement unit).

The LSM6DSV16X is a 3-axis digital accelerometer and 3-axis digital gyroscope system-in-package with a digital I²C, SPI, and MIPI I3C® serial interface standard output, performing at 0.65 mA in combination high-performance mode. Thanks to the ultralow noise performance of both the gyroscope and the accelerometer, the device combines always-on low-power features with superior sensing precision for an optimal motion experience for the consumer. Furthermore, the accelerometer features smart sleep-to-wake-up (activity) and return-to-sleep (inactivity) functions that allow advanced power saving.

The device has a dynamic user-selectable full-scale acceleration range of  $\pm 2/\pm 4/\pm 8/\pm 16$  g and an angular rate range of  $\pm 125/\pm 250/\pm 500/\pm 1000/\pm 2000/\pm 4000$  dps. It features the capability to enable up to three different cores for UI, EIS, and OIS data processing.

The LSM6DSV16X can be configured to generate interrupt signals by using hardware recognition of free-fall events, 6D orientation, tap and double-tap sensing, activity or inactivity, and wake-up events.

The availability of different connection modes to external sensors allows implementing additional functionalities such as a sensor hub, auxiliary SPI, and analog hub.

The LSM6DSV16X is compatible with the requirements of the leading OSs, offering real, virtual, and batch-mode sensors. It has been designed to implement in hardware significant motion, relative tilt, pedometer functions, timestamp, and provides an incredible level of customization: up to 8 embedded finite state machines can be programmed independently for motion detection or gesture recognition such as glance, absolute wrist tilt, shake, double-shake, or pick-up.

The LSM6DSV16X also embeds machine learning core logic, which allows identifying if a data pattern matches a user-defined set of classes. A typical example of an application could be activity detection like running, walking, driving, and so on.

The LSM6DSV16X embeds an analog hub sensing functionality, which is able to connect an analog input and convert it to a digital signal for embedded processing. In addition, an embedded Qvar (electric charge variation detection) channel can be used for human presence and motion detection, touch detection, and user interface (UI) applications.

The LSM6DSV16X has an integrated smart first-in first-out (FIFO) buffer of up to 4.5 KB size, allowing dynamic batching of significant data (that is, external sensors, step counter, timestamp and temperature, MLC exported filters and features).


The LSM6DSV16X is available in a small plastic, land grid array package (LGA-14L) and it is guaranteed to operate over an extended temperature range from -40°C to +85°C.

The ultrasmall size and weight of the SMD package make it an ideal choice for handheld portable applications such as smartphones, IoT connected devices, and wearables or any other application where reduced package size and weight are required.



# 1 Pin description

Figure 1. Pin connections



AN5763 - Rev 4 page 2/147

pin#	Name	Mode 1 function	Mode 2 function	Mode 3 function	Pin status mode 1	Pin status mode 2	Pin status mode 3 <sup>(1)</sup>
13	SCL	I <sup>2</sup> C / MIPI I3C <sup>®</sup> serial clock (SCL) / SPI serial port clock (SPC)	I <sup>2</sup> C / MIPI I3C <sup>®</sup> serial clock (SCL) / SPI serial port clock (SPC)	I <sup>2</sup> C / MIPI I3C <sup>®</sup> serial clock (SCL) / SPI serial port clock (SPC)	Default: input without pull-up	Default: input without pull-up	Default: input without pull-up
14	SDA	I <sup>2</sup> C / MIPI I3C <sup>®</sup> serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I <sup>2</sup> C / MIPI I3C <sup>®</sup> serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I <sup>2</sup> C/ MIPI I3C <sup>®</sup> serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	Default: input without pull-up Pull-up is enabled if bit SDA_PU_EN = 1 in register IF_CFG (03h).	Default: input without pull-up Pull-up is enabled if bit SDA_PU_EN = 1 in register IF_CFG (03h).	Default: input without pull-up Pull-up is enabled if bit SDA_PU_EN = 1 in register IF_CFG (03h).

- 1. Mode 3 is enabled when the OIS\_XL\_EN bit or the OIS\_G\_EN bit in the UI\_CTRL1\_OIS (70h) / SPI2\_CTRL1\_OIS (70h) registers is set to 1.
- 2. The analog hub and Qvar functions are enabled by setting the AH\_QVAR\_EN bit to 1 in CTRL7 (16h).

Internal pull-up value is from 30 k $\Omega$  to 50 k $\Omega$ , depending on Vdd\_IO.



# page 5/147

# 2 Registers

1

All the registers given in the following table are accessible from the primary SPI/I²C/MIPI I3C® interface only.

Table 2. Registers

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FUNC_CFG_ACCESS	01h	EMB_FUNC_ REG_ACCESS	SHUB_REG _ACCESS	0	0	FSM_WR_ CTRL_EN	SW_POR	SPI2_RESET	OIS_CTRL _FROM_UI
PIN_CTRL	02h	OIS_PU_DIS	SDO_PU_EN	IBHR_ POR_EN	0	0	0	1	1
IF_CFG	03h	SDA_PU_EN	SHUB_PU_EN	ASF_CTRL	H_LACTIVE	PP_OD	SIM	0	I2C_I3C_ disable
ODR_TRIG_CFG	06h	ODR_TRIG_ NODR_7	ODR_TRIG_ NODR_6	ODR_TRIG_ NODR_5	ODR_TRIG_ NODR_4	ODR_TRIG_ NODR_3	ODR_TRIG_ NODR_2	ODR_TRIG_ NODR_1	ODR_TRIG_ NODR_0
FIFO_CTRL1	07h	WTM_7	WTM_6	WTM_5	WTM_4	WTM_3	WTM_2	WTM_1	WTM_0
FIFO_CTRL2	08h	STOP_ON_WTM	FIFO_COMPR_ RT_EN	0	ODR_CHG_EN	0	UNCOMPR_ RATE_1	UNCOMPR_ RATE_0	XL_DualC_BATCH _FROM_FSM
FIFO_CTRL3	09h	BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0
FIFO_CTRL4	0Ah	DEC_TS_BATCH_1	DEC_TS_BATCH_0	ODR_T_BATCH_1	ODR_T_BATCH_0	G_EIS_FIFO_EN	FIFO_MODE_2	FIFO_MODE_1	FIFO_MODE_0
COUNTER_BDR_REG1	0Bh	0	TRIG_COUNTER _BDR_1	TRIG_COUNTER _BDR_0	0	0	0	CNT_BDR_TH_9	CNT_BDR_TH_8
COUNTER_BDR_REG2	0Ch	CNT_BDR_TH_7	CNT_BDR_TH_6	CNT_BDR_TH_5	CNT_BDR_TH_4	CNT_BDR_TH_3	CNT_BDR_TH_2	CNT_BDR_TH_1	CNT_BDR_TH_0
INT1_CTRL	0Dh	0	INT1_CNT_BDR	INT1_FIFO_FULL	INT1_FIFO_OVR	INT1_FIFO_TH	0	INT1_DRDY_G	INT1_DRDY_XL
INT2_CTRL	0Eh	INT2_EMB_ FUNC_ENDOP	INT2_CNT_BDR	INT2_FIFO_FULL	INT2_FIFO_OVR	INT2_FIFO_TH	INT2_DRDY_G_EIS	INT2_DRDY_G	INT2_DRDY_XL
WHO_AM_I	0Fh	0	1	1	1	0	0	0	0
CTRL1	10h	0	OP_MODE_XL_2	OP_MODE_XL_1	OP_MODE_XL_0	ODR_XL_3	ODR_XL_2	ODR_XL_1	ODR_XL_0
CTRL2	11h	0	OP_MODE_G_2	OP_MODE_G_1	OP_MODE_G_0	ODR_G_3	ODR_G_2	ODR_G_1	ODR_G_0
CTRL3	12h	BOOT	BDU	0	0	0	IF_INC	0	SW_RESET
CTRL4	13h	0	0	0	INT2_on_INT1	DRDY_MASK	INT2_DRDY_TEMP	DRDY_PULSED	INT2_IN_LH
CTRL5	14h	0	0	0	0	0	BUS_ACT_SEL_1	BUS_ACT_SEL_0	INT_EN_I3C
CTRL6	15h	0	LPF1_G_BW_2	LPF1_G_BW_1	LPF1_G_BW_0	FS_G_3	FS_G_2	FS_G_1	FS_G_0
CTRL7	16h	AH_QVAR_EN	INT2_DRDY_ AH_QVAR	AH_QVAR_ C_ZIN_1	AH_QVAR_ C_ZIN_0	0	0	0	LPF1_G_EN
CTRL8	17h	HP_LPF2_ XL_BW_2	HP_LPF2_ XL_BW_1	HP_LPF2_ XL_BW_0	0	XL_DualC_EN	0	FS_XL_1	FS_XL_0
CTRL9	18h	0	HP_REF_ MODE_XL	XL_FASTSETTL_ MODE	HP_SLOPE_XL_EN	LPF2_XL_EN	0	USR_OFF_W	USR_OFF_ ON_OUT
CTRL10	19h	0	EMB_FUNC _DEBUG	0	0	ST_G_1	ST_G_0	ST_XL_1	ST_XL_0

167
_

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CTRL_STATUS	1Ah	0	0	0	0	0	FSM_WR_ CTRL_STATUS	-	0
FIFO_STATUS1	1Bh	DIFF_FIFO_7	DIFF_FIFO_6	DIFF_FIFO_5	DIFF_FIFO_4	DIFF_FIFO_3	DIFF_FIFO_2	DIFF_FIFO_1	DIFF_FIFO_0
FIFO_STATUS2	1Ch	FIFO_WTM_IA	FIFO_OVR_IA	FIFO_FULL_IA	COUNTER_BDR_IA	FIFO_OVR_ LATCHED	0	0	DIFF_FIFO_8
ALL_INT_SRC	1Dh	EMB_FUNC_IA	SHUB_IA	SLEEP_ CHANGE_IA	D6D_IA	0	TAP_IA	WU_IA	FF_IA
STATUS_REG	1Eh	TIMESTAMP_ ENDCOUNT	0	OIS_DRDY	GDA_EIS	AH_QVARDA	TDA	GDA	XLDA
OUT_TEMP_L	20h	Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
OUT_TEMP_H	21h	Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8
OUTX_L_G	22h	D7	D6	D5	D4	D3	D2	D1	D0
OUTX_H_G	23h	D15	D14	D13	D12	D11	D10	D9	D8
OUTY_L_G	24h	D7	D6	D5	D4	D3	D2	D1	D0
OUTY_H_G	25h	D15	D14	D13	D12	D11	D10	D9	D8
OUTZ_L_G	26h	D7	D6	D5	D4	D3	D2	D1	D0
OUTZ_H_G	27h	D15	D14	D13	D12	D11	D10	D9	D8
OUTX_L_A	28h	D7	D6	D5	D4	D3	D2	D1	D0
OUTX_H_A	29h	D15	D14	D13	D12	D11	D10	D9	D8
OUTY_L_A	2Ah	D7	D6	D5	D4	D3	D2	D1	D0
OUTY_H_A	2Bh	D15	D14	D13	D12	D11	D10	D9	D8
OUTZ_L_A	2Ch	D7	D6	D5	D4	D3	D2	D1	D0
OUTZ_H_A	2Dh	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTX_L_G_OIS_EIS	2Eh	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTX_H_G_OIS_EIS	2Fh	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTY_L_G_OIS_EIS	30h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTY_H_G_OIS_EIS	31h	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTZ_L_G_OIS_EIS	32h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTZ_H_G_OIS_EIS	33h	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTX_L_A_OIS_DualC	34h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTX_H_A_OIS_DualC	35h	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTY_L_A_OIS_DualC	36h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTY_H_A_OIS_DualC	37h	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTZ_L_A_OIS_DualC	38h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTZ_H_A_OIS_DualC	39h	D15	D14	D13	D12	D11	D10	D9	D8
AH_QVAR_OUT_L	3Ah	AH_Qvar_7	AH_Qvar_6	AH_Qvar_5	AH_Qvar_4	AH_Qvar_3	AH_Qvar_2	AH_Qvar_1	AH_Qvar_0
AH_QVAR_OUT_H	3Bh	AH_Qvar_15	AH_Qvar_14	AH_Qvar_13	AH_Qvar_12	AH_Qvar_11	AH_Qvar_10	AH_Qvar_9	AH_Qvar_8

Minestandro	Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TIMESTAMP2	TIMESTAMP0	40h	D7	D6	D5	D4	D3	D2	D1	D0
TIMESTAMPS	TIMESTAMP1	41h	D15	D14	D13	D12	D11	D10	D9	D8
U_STATUS_REG_OIS	TIMESTAMP2	42h	D23	D22	D21	D20	D19	D18	D17	D16
WAKE_UP_BRC         458         0         SLEEP_CHANGE_IA CHANGE_IA         FF_IA SLEEP_STATE         SLEEP_STATE         WU_IA X_WU         X_WU         Y_WU         Z_WU           TAP_SRC         468         0         TAP_IA 0         SINGLE_TAP DOUBLE_TAP         DOUBLE_TAP DOUBLE_TAP         TAP_SIGN         X_TAP         Y_TAP         Z_TAP           DBD_SRC         476         0         DED_IA DOB_IA         241         ZL         YH         YL         XH         XL           STATUS_MANSTER_ MANPAGE         488         WR_ONCE_DONE         SLAVE3_NACK         SLAVE2_NACK         SLAVE0_NACK         0         0         0         SESS_HBB_ENDC_BOOK           EMB_FUNC_STATUS_ MANPAGE         449         IS_FSM_C         0         IS_SIGMOT         IS_TILT         IS_STEM_D         IS_FSM_D         IS_FSM_D<	TIMESTAMP3	43h	D31	D30	D29	D28	D27	D26	D25	D24
CHANGE_IA   FP_IA   SIGNET_TAP   TAP_SIGN   X_TAP   Y_TAP   Z_TAP	UI_STATUS_REG_OIS	44h	0	0	0	0	0	GYRO_SETTLING	GDA_OIS	XLDA_OIS
DED_SIRC	WAKE_UP_SRC	45h	0		FF_IA	SLEEP_STATE	WU_IA	X_WU	Y_WU	Z_WU
STATUS_MASTER_   ASh	TAP_SRC	46h	0	TAP_IA	SINGLE_TAP	DOUBLE_TAP	TAP_SIGN	X_TAP	Y_TAP	Z_TAP
MANPAGE 488 WR_UNCE_COME SLAVES_PACK SLAVE	D6D_SRC	47h	0	D6D_IA	ZH	ZL	YH	YL	XH	XL
MANPAGE		48h	WR_ONCE_DONE	SLAVE3_NACK	SLAVE2_NACK	SLAVE1_NACK	SLAVE0_NACK	0	0	
MIC_STATUS_MAINPAGE		49h	IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0
INTERNAL_FREQ_FINE	FSM_STATUS_MAINPAGE	4Ah	IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1
FUNCTIONS_ENABLE   50h	MLC_STATUS_MAINPAGE	4Bh	0	0	0	0	IS_MLC4	IS_MLC3	IS_MLC2	IS_MLC1
DEN 511h 0 LVL1_EN LVL2_EN DEN_XL_EN DEN_X DEN_Y DEN_Z DEN_XL_G  INACTIVITY_DUR 54h SLEEP_STATUS ON_INIT 118S_W_2 WU_INACT THS_W_1 VINACT_ THS_W_2 THS_W_2 WU_INACT THS_W_2 VINACT_ THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_1 VINACT_THS_W_2 VINACT_THS_W_1 VINACT_THS_W_	INTERNAL_FREQ_FINE	4Fh	FREQ_FINE_7	FREQ_FINE_6	FREQ_FINE_5	FREQ_FINE_4	FREQ_FINE_3	FREQ_FINE_2	FREQ_FINE_1	FREQ_FINE_0
INACTIVITY_DUR	FUNCTIONS_ENABLE	50h		TIMESTAMP_EN	0	0		0	INACT_EN_1	INACT_EN_0
INACTIVITY_DUR	DEN	51h	0	LVL1_EN	LVL2_EN	DEN_XL_EN	DEN_X	DEN_Y	DEN_Z	DEN_XL_G
TAP_CFG0         56h         0         LOW_PASS_ON_6D         HW_FUNC_MASK_XL_SETTL         SLOPE_FDS         TAP_X_EN         TAP_Y_EN         TAP_Z_EN         LIR           TAP_CFG1         57h         TAP_PRIORITY_2         TAP_PRIORITY_1         TAP_PRIORITY_0         TAP_THS_X_4         TAP_THS_X_3         TAP_THS_X_2         TAP_THS_X_1         TAP_THS_X_0           TAP_CFG2         58h         0         0         0         TAP_THS_Y_4         TAP_THS_Y_3         TAP_THS_Y_2         TAP_THS_Y_1         TAP_THS_Y_0           TAP_THS_6D         59h         DAD_EN         SIXD_THS_1         SIXD_THS_0         TAP_THS_Z_4         TAP_THS_Z_2         TAP_THS_Z_1         TAP_THS_Y_0           TAP_DUR         5Ah         DUR_3         DUR_2         DUR_1         DUR_0         QUIET_1         QUIET_0         SHOCK_1         SHOCK_0           WAKE_UP_THS         5Bh         DSINGLE_DDUR_3         DUR_COF_ON_WU         WK_THS_5         WK_THS_3         WK_THS_2         WK_THS_1         WK_THS_0           WAKE_UP_DUR         5Ch         FF_DUR_5         WAKE_DUR_1         WAKE_DUR_0         0         SLEEP_DUR_2         SLEEP_DUR_2         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3         FF_DUR_2	INACTIVITY_DUR	54h					XL_INACT_ODR_1	XL_INACT_ODR_0	INACT_DUR_1	INACT_DUR_0
TAP_CFG0         S0II         O         ON_6D         _XL_SETTL         SLOPE_FUS         TAP_CEN         TAP_TEN         TAP_END         LIK           TAP_CFG1         57h         TAP_PRIORITY_2         TAP_PRIORITY_1         TAP_PRIORITY_0         TAP_THS_X_4         TAP_THS_X_3         TAP_THS_X_2         TAP_THS_X_1         TAP_THS_X_0           TAP_CFG2         58h         0         0         0         TAP_THS_Y_4         TAP_THS_Y_3         TAP_THS_Y_2         TAP_THS_Y_1         TAP_THS_Y_0           TAP_THS_6D         59h         D4D_EN         SIXD_THS_1         SIXD_THS_0         TAP_THS_Z_4         TAP_THS_Y_2         TAP_THS_Y_2         TAP_THS_Y_2         TAP_THS_Y_0           TAP_DUR         5Ah         DUR_3         DUR_2         DUR_1         DUR_0         QUIET_1         QUIET_0         SHOCK_1         SHOCK_0           WAKE_UP_THS         5Bh         SINGLE_DOUBL_TAP         USR_OFF_ON_WU         WK_THS_5         WK_THS_3         WK_THS_2         WK_THS_1         WK_THS_0           WAKE_UP_THS         5Ch         FF_DUR_5         WAKE_DUR_1         WAKE_DUR_0         0         SLEEP_DUR_2         SLEEP_DUR_2         SLEEP_DUR_2         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3	INACTIVITY_THS	55h	0	0	INACT_THS_5	INACT_THS_4	INACT_THS_3	INACT_THS_2	INACT_THS_1	INACT_THS_0
TAP_CFG2         58h         0         0         0         TAP_THS_Y.4         TAP_THS_Y.3         TAP_THS_Y.2         TAP_THS_Y.1         TAP_THS_Y.0           TAP_THS_6D         59h         D4D_EN         SIXD_THS_1         SIXD_THS_0         TAP_THS_Y.4         TAP_THS_Y.3         TAP_THS_Y.2         TAP_THS_Y.1         TAP_THS_Y.0           TAP_DUR         5Ah         DUR.3         DUR.2         DUR.1         DUR.0         QUIET_1         QUIET_0         SHOCK_1         SHOCK_0           WAKE_UP_THS         5Bh         SINGLE_DOUBLE_TAP         USR_OFF_ON_WU         WK_THS_5         WK_THS_4         WK_THS_3         WK_THS_2         WK_THS_1         WK_THS_0           WAKE_UP_DUR         5Ch         FF_DUR_5         WAKE_DUR_0         0         SLEEP_DUR_3         SLEEP_DUR_2         SLEEP_DUR_1         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3         FF_DUR_2         FF_DUR_1         FF_DUR_0         FF_THS_2         FF_THS_1         FF_THS_0           MD1_CFG         5Eh         INT1_SLEEP         INT1_WIT_SLEEP         INT1_WIT_SLEEP         INT1_FF         DOUBLE_TAP         INT1_6D         INT1_EMB_FUNC         INT1_SHUB           MD2_CFG         5Fh         INT2_SLEEP_SING_IR         INT2_W	TAP_CFG0	56h	0			SLOPE_FDS	TAP_X_EN	TAP_Y_EN	TAP_Z_EN	LIR
TAP_THS_6D         59h         D4D_EN         SIXD_THS_1         SIXD_THS_0         TAP_THS_Z_4         TAP_THS_Z_3         TAP_THS_Z_2         TAP_THS_Z_1         TAP_THS_Z_0           TAP_DUR         5Ah         DUR_3         DUR_2         DUR_1         DUR_0         QUIET_1         QUIET_0         SHOCK_1         SHOCK_0           WAKE_UP_THS         5Bh         SINGLE_DOUBLE_TAP         USR_OFF_ON_WU         WK_THS_5         WK_THS_4         WK_THS_3         WK_THS_2         WK_THS_1         WK_THS_0           WAKE_UP_DUR         5Ch         FF_DUR_5         WAKE_DUR_1         WAKE_DUR_0         0         SLEEP_DUR_2         SLEEP_DUR_1         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3         FF_DUR_2         FF_DUR_1         FF_DUR_0         FF_THS_2         FF_THS_1         FF_THS_0           MD1_CFG         5Eh         INT1_SLEEP _CHANGE         SINGLE_TAP         INT1_WU         INT1_FF         INT1_DOUBLE_TAP         INT1_6D         INT1_EMB_FUNC         INT1_SHUB           MD2_CFG         5Fh         INT2_SLEEP _CHANGE         SINGLE_TAP         INT2_WU         INT2_FF         INT2_DOUBLE_TAP         INT2_6D         INT2_EMB_FUNC         INT2_TIMESTAMP           HAODR_CFG         62h         0	TAP_CFG1	57h	TAP_PRIORITY_2	TAP_PRIORITY_1	TAP_PRIORITY_0	TAP_THS_X_4	TAP_THS_X_3	TAP_THS_X_2	TAP_THS_X_1	TAP_THS_X_0
TAP_DUR         5Ah         DUR_3         DUR_2         DUR_1         DUR_0         QUIET_1         QUIET_0         SHOCK_1         SHOCK_0           WAKE_UP_THS         5Bh         SINGLE_DOUBLE_TAP         USR_OFF_ON_WU         WK_THS_5         WK_THS_4         WK_THS_3         WK_THS_2         WK_THS_1         WK_THS_0           WAKE_UP_DUR         5Ch         FF_DUR_5         WAKE_DUR_1         WAKE_DUR_0         0         SLEEP_DUR_3         SLEEP_DUR_2         SLEEP_DUR_1         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3         FF_DUR_2         FF_DUR_1         FF_DUR_0         FF_THS_2         FF_THS_1         FF_THS_0           MD1_CFG         5Eh         INT1_SLEEP _CHANGE         INT1_WU         INT1_FF         DINT1_DINT1_DINT1_GD         INT1_EMB_FUNC         INT1_SHUB           MD2_CFG         5Fh         INT2_SLEEP _CHANGE         INT2_WU         INT2_FF         INT2_FF         INT2_6D         INT2_EMB_FUNC         INT2_TIMESTAMP           HAODR_CFG         62h         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	TAP_CFG2	58h	0	0	0	TAP_THS_Y_4	TAP_THS_Y_3	TAP_THS_Y_2	TAP_THS_Y_1	TAP_THS_Y_0
WAKE_UP_THS         5Bh         SINGLE_DOUBLE_TAP DOUBLE_TAP DOUBLE_TAP DOUBLE_TAP         USR_OFF_ON_WU         WK_THS_5         WK_THS_4         WK_THS_3         WK_THS_2         WK_THS_1         WK_THS_0           WAKE_UP_DUR         5Ch         FF_DUR_5         WAKE_DUR_1         WAKE_DUR_0         0         SLEEP_DUR_3         SLEEP_DUR_2         SLEEP_DUR_1         SLEEP_DUR_1         SLEEP_DUR_1         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3         FF_DUR_2         FF_DUR_1         FF_DUR_0         FF_THS_2         FF_THS_1         FF_THS_0           MD1_CFG         5Eh         INT1_SLEEP CHANGE         INT1_WU         INT1_WU         INT1_FF         INT1_BUR         INT1_6D         INT1_EMB_FUNC         INT1_SHUB           MD2_CFG         5Fh         INT2_SLEEP CHANGE         INT2_WU         INT2_FF         INT2_BUR_FUNC_BD         INT2_EMB_FUNC         INT2_EMB_FUNC         INT2_TIMESTAMP           HAODR_CFG         62h         0         0         0         0         0         HAODR_SEL_0           EMB_FUNC_CFG         63h         XL_DualC_BATCH FROM_IF         0         EMB_FUNC_IRQ MASK_AL_SETTL         EMB_FUNC_IRQ DISABLE         0         0         0         0         0         0	TAP_THS_6D	59h	D4D_EN	SIXD_THS_1	SIXD_THS_0	TAP_THS_Z_4	TAP_THS_Z_3	TAP_THS_Z_2	TAP_THS_Z_1	TAP_THS_Z_0
WARE_UP_IRS         SBII         DOUBLE_TAP         USR_OFF_ON_WU         WA_IRS_3         WA_IRS_3         WA_IRS_3         WA_IRS_2         WA_IRS_1         WA_IRS_0           WAKE_UP_DUR         5Ch         FF_DUR_5         WAKE_DUR_1         WAKE_DUR_0         0         SLEEP_DUR_3         SLEEP_DUR_2         SLEEP_DUR_1         SLEEP_DUR_0           FREE_FALL         5Dh         FF_DUR_4         FF_DUR_3         FF_DUR_2         FF_DUR_1         FF_DUR_0         FF_THS_2         FF_THS_1         FF_THS_0           MD1_CFG         5Eh         INT1_SLEEP _CHANGE         INT1_WU         INT1_FF         INT1_BUR_0         INT1_6D         INT1_EMB_FUNC         INT1_SHUB           MD2_CFG         5Fh         INT2_SLEEP _CHANGE         INT2_WU         INT2_FF         INT2_FF         INT2_6D         INT2_EMB_FUNC         INT2_TIMESTAMP           HAODR_CFG         62h         0         0         0         0         0         HAODR_SEL_1         HAODR_SEL_0           EMB_FUNC_CFG         63h         XL_DUBIC_BATCH _FROM_IF         0         EMB_FUNC_IRQ _MASK_G_SETTL         EMB_FUNC_IRQ _MASK_LSETTL         EMB_FUNC_DISABLE         0         0         0         0	TAP_DUR	5Ah	DUR_3	DUR_2	DUR_1	DUR_0	QUIET_1	QUIET_0	SHOCK_1	SHOCK_0
FREE_FALL  5Dh  FF_DUR_4  FF_DUR_3  FF_DUR_2  FF_DUR_1  FF_DUR_0  FF_THS_2  FF_THS_1  FF_THS_0  MD1_CFG  5Eh  INT1_SLEEP _CHANGE  SINGLE_TAP  INT1_WU  INT1_FF  DUBLE_TAP  INT2_FF  INT2_DOUBLE_TAP  INT2_BLEEP _CHANGE  SINGLE_TAP  INT2_WU  INT2_FF  INT2_DOUBLE_TAP  INT2_BDUBLE_TAP  INT3_BDUBLE_TAP  INT3_BDUBLE_TA	WAKE_UP_THS	5Bh		USR_OFF_ON_WU	WK_THS_5	WK_THS_4	WK_THS_3	WK_THS_2	WK_THS_1	WK_THS_0
MD1_CFG  5Eh  INT1_SLEEPCHANGE SINGLE_TAP  INT1_WU  INT1_FF  DOUBLE_TAP  INT2_ DOUBLE_TAP  INT2_6D  INT2_EMB_FUNC INT2_TIMESTAMP  INT2_FF  HAODR_CFG  62h  0  0  0  0  0  0  HAODR_SEL_1  HAODR_SEL_0  EMB_FUNC_CFG  63h  XL_DualC_BATCH _FROM_IF  0  EMB_FUNC_IRQ _MASK_G_SETTL  EMB_FUNC_IRQ _MASK_XL_SETTL  DISABLE  0  0  0  0  0  0  0  0  0  0  0  0  0	WAKE_UP_DUR	5Ch	FF_DUR_5	WAKE_DUR_1	WAKE_DUR_0	0	SLEEP_DUR_3	SLEEP_DUR_2	SLEEP_DUR_1	SLEEP_DUR_0
MD1_CFG SENCHĀNGE SINGLE_TAP INT1_WU INT1_FF DOUBLE_TAP INT1_6D INT1_EMB_FUNC INT1_SHUB  MD2_CFG 5Fh INT2_SLEEPCHĀNGE SINGLE_TAP INT2_WU INT2_FF DOUBLE_TAP INT2_6D INT2_EMB_FUNC INT2_TIMESTAMP  HAODR_CFG 62h 0 0 0 0 0 0 HAODR_SEL_1 HAODR_SEL_0  EMB_FUNC_CFG 63h XL_DualC_BATCH 0 EMB_FUNC_IRQMASK_G_SETTL EMB_FUNC_DISABLE 0 0 0 0	FREE_FALL	5Dh	FF_DUR_4	FF_DUR_3	FF_DUR_2	FF_DUR_1	FF_DUR_0	FF_THS_2	FF_THS_1	FF_THS_0
MDZ_CFG	MD1_CFG	5Eh			INT1_WU	INT1_FF		INT1_6D	INT1_EMB_FUNC	INT1_SHUB
EMB_FUNC_CFG  63h  XL_DualC_BATCH _FROM_IF  0  EMB_FUNC_IRQ _MASK_G_SETTL  EMB_FUNC_IRQ _MASK_XL_SETTL  DISABLE  0  0  0  0	MD2_CFG	5Fh			INT2_WU	INT2_FF		INT2_6D	INT2_EMB_FUNC	INT2_TIMESTAMP
EMB_FUNC_CFG 6511FROM_IF	HAODR_CFG	62h	0	0	0	0	0	0	HAODR_SEL_1	HAODR_SEL_0
UI_HANDSHAKE_CTRL 64h 0 0 0 0 0 0 UI_SHARED_ACK UI_SHARED_REQ	EMB_FUNC_CFG	63h		0				0	0	0
	UI_HANDSHAKE_CTRL	64h	0	0	0	0	0	0	UI_SHARED_ACK	UI_SHARED_REQ

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UI_SPI2_SHARED_0	65h	D7	D6	D5	D4	D3	D2	D1	D0
UI_SPI2_SHARED_1	66h	D7	D6	D5	D4	D3	D2	D1	D0
UI_SPI2_SHARED_2	67h	D7	D6	D5	D4	D3	D2	D1	D0
UI_SPI2_SHARED_3	68h	D7	D6	D5	D4	D3	D2	D1	D0
UI_SPI2_SHARED_4	69h	D7	D6	D5	D4	D3	D2	D1	D0
UI_SPI2_SHARED_5	6Ah	D7	D6	D5	D4	D3	D2	D1	D0
CTRL_EIS	6Bh	ODR_G_EIS_1	ODR_G_EIS_0	0	LPF_G_EIS_BW	G_EIS_ON_G_ OIS_OUT_REG	FS_G_EIS_2	FS_G_EIS_1	FS_G_EIS_0
UI_INT_OIS	6Fh	INT2_DRDY_OIS	DRDY_MASK_OIS	0	ST_OIS_ CLAMPDIS	0	0	0	0
UI_CTRL1_OIS	70h	0	0	SIM_OIS	0	0	OIS_XL_EN	OIS_G_EN	SPI2_READ_EN
UI_CTRL2_OIS	71h	0	0	0	LPF1_G_OIS _BW_1	LPF1_G_OIS _BW_0	FS_G_OIS_2	FS_G_OIS_1	FS_G_OIS_0
UI_CTRL3_OIS	72h	0	0	LPF_XL_OIS _BW_2	LPF_XL_OIS _BW_1	LPF_XL_OIS _BW_0	0	FS_XL_OIS_1	FS_XL_OIS_0
X_OFS_USR	73h	X_OFS_USR_7	X_OFS_USR_6	X_OFS_USR_5	X_OFS_USR_4	X_OFS_USR_3	X_OFS_USR_2	X_OFS_USR_1	X_OFS_USR_0
Y_OFS_USR	74h	Y_OFS_USR_7	Y_OFS_USR_6	Y_OFS_USR_5	Y_OFS_USR_4	Y_OFS_USR_3	Y_OFS_USR_2	Y_OFS_USR_1	Y_OFS_USR_0
Z_OFS_USR	75h	Z_OFS_USR_7	Z_OFS_USR_6	Z_OFS_USR_5	Z_OFS_USR_4	Z_OFS_USR_3	Z_OFS_USR_2	Z_OFS_USR_1	Z_OFS_USR_0
FIFO_DATA_OUT_TAG	78h	TAG_SENSOR_4	TAG_SENSOR_3	TAG_SENSOR_2	TAG_SENSOR_1	TAG_SENSOR_0	TAG_CNT_1	TAG_CNT_0	-
FIFO_DATA_OUT_X_L	79h	D7	D6	D5	D4	D3	D2	D1	D0
FIFO_DATA_OUT_X_H	7Ah	D15	D14	D13	D12	D11	D10	D9	D8
FIFO_DATA_OUT_Y_L	7Bh	D7	D6	D5	D4	D3	D2	D1	D0
FIFO_DATA_OUT_Y_H	7Ch	D15	D14	D13	D12	D11	D10	D9	D8
FIFO_DATA_OUT_Z_L	7Dh	D7	D6	D5	D4	D3	D2	D1	D0
FIFO_DATA_OUT_Z_H	7Eh	D15	D14	D13	D12	D11	D10	D9	D8

# Table 3. SPI registers

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPI2_WHO_AM_I	0Fh	0	1	1	1	0	0	0	0
SPI2_STATUS_REG_OIS	1Eh	0	0	0	0	0	GYRO_SETTLING	GDA	XLDA
SPI2_OUT_TEMP_L	20h	Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
SPI2_OUT_TEMP_H	21h	Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8
SPI2_OUTX_L_G_OIS	22h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTX_H_G_OIS	23h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTY_L_G_OIS	24h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTY_H_G_OIS	25h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTZ_L_G_OIS	26h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTZ_H_G_OIS	27h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTX_L_A_OIS	28h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTX_H_A_OIS	29h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTY_L_A_OIS	2Ah	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTY_H_A_OIS	2Bh	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTZ_L_A_OIS	2Ch	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTZ_H_A_OIS	2Dh	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_HANDSHAKE_CTRL	6Eh	0	0	0	0	0	0	SPI2_ SHARED_REQ	SPI2_ SHARED_ACK
SPI2_INT_OIS	6Fh	INT2_DRDY_OIS	DRDY_MASK_OIS	0	ST_OIS_ CLAMPDIS	ST_G_OIS_1	ST_G_OIS_0	ST_XL_OIS_1	ST_XL_OIS_0
SPI2_CTRL1_OIS	70h	0	0	SIM_OIS	0	0	OIS_XL_EN	OIS_G_EN	SPI2_READ_EN
SPI2_CTRL2_OIS	71h	0	0	0	LPF1_G_ OIS_BW_1	LPF1_G_ OIS_BW_0	FS_G_OIS_2	FS_G_OIS_1	FS_G_OIS_0
SPI2_CTRL3_OIS	72h	0	0	LPF_XL_ OIS_BW_2	LPF_XL_ OIS_BW_1	LPF_XL_ OIS_BW_0	0	FS_XL_OIS_1	FS_XL_OIS_0

# 2.1 Embedded functions registers

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when the EMB\_FUNC\_REG\_ACCESS bit is set to 1 in the FUNC\_CFG\_ACCESS register.



**Table 4. Embedded functions registers** 

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PAGE_SEL	02h	PAGE_SEL3	PAGE_SEL2	PAGE_SEL1	PAGE_SEL0	0	0	0	1
EMB_FUNC_EN_A	04h	MLC_BEFORE _FSM_EN	0	SIGN_MOTION_EN	TILT_EN	PEDO_EN	0	SFLP_GAME_EN	0
EMB_FUNC_EN_B	05h	0	0	0	MLC_EN	FIFO_COMPR_EN	0	0	FSM_EN
EMB_FUNC_EXEC_STAT	07h	0	0	0	0	0	0	EMB_FUNC_ EXEC_OVR	EMB_FUNC _ENDOP
PAGE_ADDRESS	08h	PAGE_ADDR7	PAGE_ADDR6	PAGE_ADDR5	PAGE_ADDR4	PAGE_ADDR3	PAGE_ADDR2	PAGE_ADDR1	PAGE_ADDR0
PAGE_VALUE	09h	PAGE_VALUE7	PAGE_VALUE6	PAGE_VALUE5	PAGE_VALUE4	PAGE_VALUE3	PAGE_VALUE2	PAGE_VALUE1	PAGE_VALUE0
EMB_FUNC_INT1	0Ah	INT1_FSM_LC	0	INT1_SIG_MOT	INT1_TILT	INT1_STEP_ DETECTOR	0	0	0
FSM_INT1	0Bh	INT1_FSM8	INT1_FSM7	INT1_FSM6	INT1_FSM5	INT1_FSM4	INT1_FSM3	INT1_FSM2	INT1_FSM1
MLC_INT1	0Dh	0	0	0	0	INT1_MLC4	INT1_MLC3	INT1_MLC2	INT1_MLC1
EMB_FUNC_INT2	0Eh	INT2_FSM_LC	0	INT2_SIG_MOT	INT2_TILT	INT2_STEP_ DETECTOR	0	0	0
FSM_INT2	0Fh	INT2_FSM8	INT2_FSM7	INT2_FSM6	INT2_FSM5	INT2_FSM4	INT2_FSM3	INT2_FSM2	INT2_FSM1
MLC_INT2	11h	0	0	0	0	INT2_MLC4	INT2_MLC3	INT2_MLC2	INT2_MLC1
EMB_FUNC_STATUS	12h	IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0
FSM_STATUS	13h	IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1
MLC_STATUS	15h	0	0	0	0	IS_MLC4	IS_MLC3	IS_MLC2	IS_MLC1
PAGE_RW	17h	EMB_FUNC_LIR	PAGE_WRITE	PAGE_READ	0	0	0	0	0
EMB_FUNC_FIFO_EN_A	44h	MLC_FIFO_EN	STEP_COUNTER _FIFO_EN	SFLP_GBIAS _FIFO_EN	SFLP_GRAVITY _FIFO_EN	0	0	SFLP_GAME _FIFO_EN	0
EMB_FUNC_FIFO_EN_B	45h	0	0	0	0	0	0	MLC_FILTER_ FEATURE_FIFO_EN	0
FSM_ENABLE	46h	FSM8_EN	FSM7_EN	FSM6_EN	FSM5_EN	FSM4_EN	FSM3_EN	FSM2_EN	FSM1_EN
FSM_LONG_COUNTER_L	48h	FSM_LC_7	FSM_LC_6	FSM_LC_5	FSM_LC_4	FSM_LC_3	FSM_LC_2	FSM_LC_1	FSM_LC_0
FSM_LONG_COUNTER_H	49h	FSM_LC_15	FSM_LC_14	FSM_LC_13	FSM_LC_12	FSM_LC_11	FSM_LC_10	FSM_LC_9	FSM_LC_8
INT_ACK_MASK	4Bh	IACK_MASK7	IACK_MASK6	IACK_MASK5	IACK_MASK4	IACK_MASK3	IACK_MASK2	IACK_MASK1	IACK_MASK0
FSM_OUTS1	4Ch	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS2	4Dh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS3	4Eh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS4	4Fh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS5	50h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V

AN5763 Registers

115

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSM_OUTS6	51h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS7	52h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS8	53h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
SFLP_ODR	5Eh	0	1	SFLP_GAME _ODR_2	SFLP_GAME _ODR_1	SFLP_GAME _ODR_0	0	1	1
FSM_ODR	5Fh	0	1	FSM_ODR_2	FSM_ODR_1	FSM_ODR_0	0	1	1
MLC_ODR	60h	0	MLC_ODR_2	MLC_ODR_1	MLC_ODR_0	0	1	0	1
STEP_COUNTER_L	62h	STEP_7	STEP_6	STEP_5	STEP_4	STEP_3	STEP_2	STEP_1	STEP_0
STEP_COUNTER_H	63h	STEP_15	STEP_14	STEP_13	STEP_12	STEP_11	STEP_10	STEP_9	STEP_8
EMB_FUNC_SRC	64h	PEDO_RST_STEP	0	STEP_DETECTED	STEP_COUNT_ DELTA_IA	STEP_OVERFLOW	STEPCOUNTER _BIT_SET	0	0
EMB_FUNC_INIT_A	66h	MLC_BEFORE _FSM_INIT	0	SIG_MOT_INIT	TILT_INIT	STEP_DET_INIT	0	SFLP_GAME _INIT	0
EMB_FUNC_INIT_B	67h	0	0	0	MLC_INIT	FIFO_COMPR _INIT	0	0	FSM_INIT
MLC1_SRC	70h	MLC1_SRC_7	MLC1_SRC_6	MLC1_SRC_5	MLC1_SRC_4	MLC1_SRC_3	MLC1_SRC_2	MLC1_SRC_1	MLC1_SRC_0
MLC2_SRC	71h	MLC2_SRC_7	MLC2_SRC_6	MLC2_SRC_5	MLC2_SRC_4	MLC2_SRC_3	MLC2_SRC_2	MLC2_SRC_1	MLC2_SRC_0
MLC3_SRC	72h	MLC3_SRC_7	MLC3_SRC_6	MLC3_SRC_5	MLC3_SRC_4	MLC3_SRC_3	MLC3_SRC_2	MLC3_SRC_1	MLC3_SRC_0
MLC4_SRC	73h	MLC4_SRC_7	MLC4_SRC_6	MLC4_SRC_5	MLC4_SRC_4	MLC4_SRC_3	MLC4_SRC_2	MLC4_SRC_1	MLC4_SRC_0

# 2.2 Embedded advanced features pages

The table given below provides a list of the registers for the embedded advanced features page 0. These registers are accessible when PAGE\_SEL[3:0] are set to 0000 in the PAGE\_SEL register.



Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SFLP_GAME_GBIASX_L	6Eh	GAME_GBIASX_7	GAME_GBIASX_6	GAME_GBIASX_5	GAME_GBIASX_4	GAME_GBIASX_3	GAME_GBIASX_2	GAME_GBIASX_1	GAME_GBIASX_0
SFLP_GAME_GBIASX_H	6Fh	GAME_GBIASX_15	GAME_GBIASX_14	GAME_GBIASX_13	GAME_GBIASX_12	GAME_GBIASX_11	GAME_GBIASX_10	GAME_GBIASX_9	GAME_GBIASX_8
SFLP_GAME_GBIASY_L	70h	GAME_GBIASY_7	GAME_GBIASY_6	GAME_GBIASY_5	GAME_GBIASY_4	GAME_GBIASY_3	GAME_GBIASY_2	GAME_GBIASY_1	GAME_GBIASY_0
SFLP_GAME_GBIASY_H	71h	GAME_GBIASY_15	GAME_GBIASY_14	GAME_GBIASY_13	GAME_GBIASY_12	GAME_GBIASY_11	GAME_GBIASY_10	GAME_GBIASY_9	GAME_GBIASY_8
SFLP_GAME_GBIASZ_L	72h	GAME_GBIASZ_7	GAME_GBIASZ_6	GAME_GBIASZ_5	GAME_GBIASZ_4	GAME_GBIASZ_3	GAME_GBIASZ_2	GAME_GBIASZ_1	GAME_GBIASZ_0
SFLP_GAME_GBIASZ_H	73h	GAME_GBIASZ_15	GAME_GBIASZ_14	GAME_GBIASZ_13	GAME_GBIASZ_12	GAME_GBIASZ_11	GAME_GBIASZ_10	GAME_GBIASZ_9	GAME_GBIASZ_8
FSM_EXT_SENSITIVITY_L	BAh	FSM_EXT_S_7	FSM_EXT_S_6	FSM_EXT_S_5	FSM_EXT_S_4	FSM_EXT_S_3	FSM_EXT_S_2	FSM_EXT_S_1	FSM_EXT_S_0
FSM_EXT_SENSITIVITY_H	BBh	FSM_EXT_S_15	FSM_EXT_S_14	FSM_EXT_S_13	FSM_EXT_S_12	FSM_EXT_S_11	FSM_EXT_S_10	FSM_EXT_S_9	FSM_EXT_S_8
FSM_EXT_OFFX_L	C0h	FSM_EXT_OFFX_7	FSM_EXT_OFFX_6	FSM_EXT_OFFX_5	FSM_EXT_OFFX_4	FSM_EXT_OFFX_3	FSM_EXT_OFFX_2	FSM_EXT_OFFX_1	FSM_EXT_OFFX_0
FSM_EXT_OFFX_H	C1h	FSM_EXT_OFFX_15	FSM_EXT_OFFX_14	FSM_EXT_OFFX_13	FSM_EXT_OFFX_12	FSM_EXT_OFFX_11	FSM_EXT_OFFX_10	FSM_EXT_OFFX_9	FSM_EXT_OFFX_8
FSM_EXT_OFFY_L	C2h	FSM_EXT_OFFY_7	FSM_EXT_OFFY_6	FSM_EXT_OFFY_5	FSM_EXT_OFFY_4	FSM_EXT_OFFY_3	FSM_EXT_OFFY_2	FSM_EXT_OFFY_1	FSM_EXT_OFFY_0
FSM_EXT_OFFY_H	C3h	FSM_EXT_OFFY_15	FSM_EXT_OFFY_14	FSM_EXT_OFFY_13	FSM_EXT_OFFY_12	FSM_EXT_OFFY_11	FSM_EXT_OFFY_10	FSM_EXT_OFFY_9	FSM_EXT_OFFY_8
FSM_EXT_OFFZ_L	C4h	FSM_EXT_OFFZ_7	FSM_EXT_OFFZ_6	FSM_EXT_OFFZ_5	FSM_EXT_OFFZ_4	FSM_EXT_OFFZ_3	FSM_EXT_OFFZ_2	FSM_EXT_OFFZ_1	FSM_EXT_OFFZ_0
FSM_EXT_OFFZ_H	C5h	FSM_EXT_OFFZ_15	FSM_EXT_OFFZ_14	FSM_EXT_OFFZ_13	FSM_EXT_OFFZ_12	FSM_EXT_OFFZ_11	FSM_EXT_OFFZ_10	FSM_EXT_OFFZ_9	FSM_EXT_OFFZ_8
FSM_EXT_MATRIX_XX_L	C6h	FSM_EXT_MAT_XX_7	FSM_EXT_MAT_XX_6	FSM_EXT_MAT_XX_5	FSM_EXT_MAT_XX_4	FSM_EXT_MAT_XX_3	FSM_EXT_MAT_XX_2	FSM_EXT_MAT_XX_1	FSM_EXT_MAT_XX_0
FSM_EXT_MATRIX_XX_H	C7h	FSM_EXT_MAT_XX_15	FSM_EXT_MAT_XX_14	FSM_EXT_MAT_XX_13	FSM_EXT_MAT_XX_12	FSM_EXT_MAT_XX_11	FSM_EXT_MAT_XX_10	FSM_EXT_MAT_XX_9	FSM_EXT_MAT_XX_8
FSM_EXT_MATRIX_XY_L	C8h	FSM_EXT_MAT_XY_7	FSM_EXT_MAT_XY_6	FSM_EXT_MAT_XY_5	FSM_EXT_MAT_XY_4	FSM_EXT_MAT_XY_3	FSM_EXT_MAT_XY_2	FSM_EXT_MAT_XY_1	FSM_EXT_MATXY_0
FSM_EXT_MATRIX_XY_H	C9h	FSM_EXT_MAT_XY_15	FSM_EXT_MAT_XY_14	FSM_EXT_MAT_XY_13	FSM_EXT_MAT_XY_12	FSM_EXT_MAT_XY_11	FSM_EXT_MAT_XY_10	FSM_EXT_MAT_XY_9	FSM_EXT_MAT_XY_8
FSM_EXT_MATRIX_XZ_L	CAh	FSM_EXT_MAT_XZ_7	FSM_EXT_MAT_XZ_6	FSM_EXT_MAT_XZ_5	FSM_EXT_MAT_XZ_4	FSM_EXT_MAT_XZ_3	MAG_SI_XZ_2	FSM_EXT_MAT_XZ_1	FSM_EXT_MAT_XZ_0
FSM_EXT_MATRIX_XZ_H	CBh	FSM_EXT_MAT_XZ_15	FSM_EXT_MAT_XZ_14	FSM_EXT_MAT_XZ_13	FSM_EXT_MAT_XZ_12	FSM_EXT_MAT_XZ_11	FSM_EXT_MAT_XZ_10	FSM_EXT_MAT_XZ_9	FSM_EXT_MAT_XZ_8
FSM_EXT_MATRIX_YY_L	CCh	FSM_EXT_MAT_YY_7	FSM_EXT_MAT_YY_6	FSM_EXT_MAT_YY_5	FSM_EXT_MAT_YY_4	FSM_EXT_MAT_YY_3	FSM_EXT_MAT_YY_2	FSM_EXT_MAT_YY_1	FSM_EXT_MAT_YY_0
FSM_EXT_MATRIX_YY_H	CDh	FSM_EXT_MAT_YY_15	FSM_EXT_MAT_YY_14	FSM_EXT_MAT_YY_13	FSM_EXT_MAT_YY_12	FSM_EXT_MAT_YY_11	FSM_EXT_MAT_YY_10	FSM_EXT_MAT_YY_9	FSM_EXT_MAT_YY_8
FSM_EXT_MATRIX_YZ_L	CEh	FSM_EXT_MAT_YZ_7	FSM_EXT_MAT_YZ_6	FSM_EXT_MAT_YZ_5	FSM_EXT_MAT_YZ_4	FSM_EXT_MAT_YZ_3	FSM_EXT_MAT_YZ_2	FSM_EXT_MAT_YZ_1	FSM_EXT_MAT_YZ_0
FSM_EXT_MATRIX_YZ_H	CFh	FSM_EXT_MAT_YZ_15	FSM_EXT_MAT_YZ_14	FSM_EXT_MAT_YZ_13	FSM_EXT_MAT_YZ_12	FSM_EXT_MAT_YZ_11	FSM_EXT_MAT_YZ_10	FSM_EXT_MAT_YZ_9	FSM_EXT_MAT_YZ_8
FSM_EXT_MATRIX_ZZ_L	D0h	FSM_EXT_MAT_ZZ_7	FSM_EXT_MAT_ZZ_6	FSM_EXT_MAT_ZZ_5	FSM_EXT_MAT_ZZ_4	FSM_EXT_MAT_ZZ_3	FSM_EXT_MAT_ZZ_2	FSM_EXT_MAT_ZZ_1	FSM_EXT_MAT_ZZ_0
FSM_EXT_MATRIX_ZZ_H	D1h	FSM_EXT_MAT_ZZ_15	FSM_EXT_MAT_ZZ_14	FSM_EXT_MAT_ZZ_13	FSM_EXT_MAT_ZZ_12	FSM_EXT_MAT_ZZ_11	FSM_EXT_MAT_ZZ_10	FSM_EXT_MAT_ZZ_9	FSM_EXT_MAT_ZZ_8
EXT_CFG_A	D4h	0	EXT_Y_AXIS2	EXT_Y_AXIS1	EXT_Y_AXIS0	0	EXT_Z_AXIS2	EXT_Z_AXIS1	EXT_Z_AXIS0
EXT_CFG_B	D5h	0	0	0	0	0	EXT_X_AXIS2	EXT_X_AXIS1	EXT_X_AXIS0



The following table provides a list of the registers for the embedded advanced features page 1. These registers are accessible when PAGE\_SEL[3:0] are set to 0001 in the PAGE\_SEL register.



Table 6. Embedded advanced features registers - page 1

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSM_LC_TIMEOUT_L	7Ah	FSM_LC_ TIMEOUT7	FSM_LC_ TIMEOUT6	FSM_LC_ TIMEOUT5	FSM_LC_ TIMEOUT4	FSM_LC_ TIMEOUT3	FSM_LC_ TIMEOUT2	FSM_LC_ TIMEOUT1	FSM_LC_ TIMEOUT0
FSM_LC_TIMEOUT_H	7Bh	FSM_LC_ TIMEOUT15	FSM_LC_ TIMEOUT14	FSM_LC_ TIMEOUT13	FSM_LC_ TIMEOUT12	FSM_LC_ TIMEOUT11	FSM_LC_ TIMEOUT10	FSM_LC_ TIMEOUT9	FSM_LC_ TIMEOUT8
FSM_PROGRAMS	7Ch	FSM_N_PROG7	FSM_N_PROG6	FSM_N_PROG5	FSM_N_PROG4	FSM_N_PROG3	FSM_N_PROG2	FSM_N_PROG1	FSM_N_PROG0
FSM_START_ADD_L	7Eh	FSM_START7	FSM_START6	FSM_START5	FSM_START4	FSM_START3	FSM_START2	FSM_START1	FSM_START0
FSM_START_ADD_H	7Fh	FSM_START15	FSM_START714	FSM_START13	FSM_START12	FSM_START11	FSM_START10	FSM_START9	FSM_START8
PEDO_CMD_REG	83h	0	0	0	0	CARRY_ COUNT_EN	FP_ REJECTION_EN	0	0
PEDO_DEB_STEPS_CONF	84h	DEB_STEP7	DEB_STEP6	DEB_STEP5	DEB_STEP4	DEB_STEP3	DEB_STEP2	DEB_STEP1	DEB_STEP0
PEDO_SC_DELTAT_L	D0h	PD_SC_7	PD_SC_6	PD_SC_5	PD_SC_4	PD_SC_3	PD_SC_2	PD_SC_1	PD_SC_0
PEDO_SC_DELTAT_H	D1h	PD_SC_15	PD_SC_14	PD_SC_13	PD_SC_12	PD_SC_11	PD_SC_10	PD_SC_9	PD_SC_8
MLC_EXT_SENSITIVITY_L	E8h	MLC_EXT_S_7	MLC_EXT_S_6	MLC_EXT_S_5	MLC_EXT_S_4	MLC_EXT_S_3	MLC_EXT_S_2	MLC_EXT_S_1	MLC_EXT_S_0
MLC_EXT_SENSITIVITY_H	E9h	MLC_EXT_S_15	MLC_EXT_S_14	MLC_EXT_S_13	MLC_EXT_S_12	MLC_EXT_S_11	MLC_EXT_S_10	MLC_EXT_S_9	MLC_EXT_S_8

The following table provides a list of the registers for the embedded advanced features page 2. These registers are accessible when PAGE\_SEL[3:0] are set to 0010 in the PAGE\_SEL register.

Table 7. Embedded advanced features registers - page 2

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EXT_FORMAT	00h	0	0	0	0	0	0	EXT_FORMAT_SEL	0
EXT_3BYTE_SENSITIVITY_L	02h	EXT_3BYTE_S_7	EXT_3BYTE_S_6	EXT_3BYTE_S_5	EXT_3BYTE_S_4	EXT_3BYTE_S_3	EXT_3BYTE_S_2	EXT_3BYTE_S_1	EXT_3BYTE_S_0
EXT_3BYTE_SENSITIVITY_H	03h	EXT_3BYTE_S_15	EXT_3BYTE_S_14	EXT_3BYTE_S_13	EXT_3BYTE_S_12	EXT_3BYTE_S_11	EXT_3BYTE_S_10	EXT_3BYTE_S_9	EXT_3BYTE_S_8
EXT_3BYTE_OFFSET_XL	06h	EXT_3BYTE_OFF_7	EXT_3BYTE_OFF_6	EXT_3BYTE_OFF_5	EXT_3BYTE_OFF_4	EXT_3BYTE_OFF_3	EXT_3BYTE_OFF_2	EXT_3BYTE_OFF_1	EXT_3BYTE_OFF_0
EXT_3BYTE_OFFSET_L	07h	EXT_3BYTE_OFF_15	EXT_3BYTE_OFF_14	EXT_3BYTE_OFF_13	EXT_3BYTE_OFF_12	EXT_3BYTE_OFF_11	EXT_3BYTE_OFF_10	EXT_3BYTE_OFF_9	EXT_3BYTE_OFF_8
EXT_3BYTE_OFFSET_H	08h	EXT_3BYTE_OFF_23	EXT_3BYTE_OFF_22	EXT_3BYTE_OFF_21	EXT_3BYTE_OFF_20	EXT_3BYTE_OFF_19	EXT_3BYTE_OFF_18	EXT_3BYTE_OFF_17	EXT_3BYTE_OFF_16

# 2.3 Sensor hub registers

The table given below provides a list of the registers for the sensor hub functions available in the device and the corresponding addresses. The sensor hub registers are accessible when bit SHUB\_REG\_ACCESS is set to 1 in the FUNC\_CFG\_ACCESS register.



Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SENSOR_HUB_1	02h	SensorHub1_7	SensorHub1_6	SensorHub1_5	SensorHub1_4	SensorHub1_3	SensorHub1_2	SensorHub1_1	SensorHub1_0
SENSOR_HUB_2	03h	SensorHub2_7	SensorHub2_6	SensorHub2_5	SensorHub2_4	SensorHub2_3	SensorHub2_2	SensorHub2_1	SensorHub2_0
SENSOR_HUB_3	04h	SensorHub3_7	SensorHub3_6	SensorHub3_5	SensorHub3_4	SensorHub3_3	SensorHub3_2	SensorHub3_1	SensorHub3_0
SENSOR_HUB_4	05h	SensorHub4_7	SensorHub4_6	SensorHub4_5	SensorHub4_4	SensorHub4_3	SensorHub4_2	SensorHub4_1	SensorHub4_0
SENSOR_HUB_5	06h	SensorHub5_7	SensorHub5_6	SensorHub5_5	SensorHub5_4	SensorHub5_3	SensorHub5_2	SensorHub5_1	SensorHub5_0
SENSOR_HUB_6	07h	SensorHub6_7	SensorHub6_6	SensorHub6_5	SensorHub6_4	SensorHub6_3	SensorHub6_2	SensorHub6_1	SensorHub6_0
SENSOR_HUB_7	08h	SensorHub7_7	SensorHub7_6	SensorHub7_5	SensorHub7_4	SensorHub7_3	SensorHub7_2	SensorHub7_1	SensorHub7_0
SENSOR_HUB_8	09h	SensorHub8_7	SensorHub8_6	SensorHub8_5	SensorHub8_4	SensorHub8_3	SensorHub8_2	SensorHub8_1	SensorHub8_0
SENSOR_HUB_9	0Ah	SensorHub9_7	SensorHub9_6	SensorHub9_5	SensorHub9_4	SensorHub9_3	SensorHub9_2	SensorHub9_1	SensorHub9_0
SENSOR_HUB_10	0Bh	SensorHub10_7	SensorHub10_6	SensorHub10_5	SensorHub10_4	SensorHub10_3	SensorHub10_2	SensorHub10_1	SensorHub10_0
SENSOR_HUB_11	0Ch	SensorHub11_7	SensorHub11_6	SensorHub11_5	SensorHub11_4	SensorHub11_3	SensorHub11_2	SensorHub11_1	SensorHub11_0
SENSOR_HUB_12	0Dh	SensorHub12_7	SensorHub12_6	SensorHub12_5	SensorHub12_4	SensorHub12_3	SensorHub12_2	SensorHub12_1	SensorHub12_0
SENSOR_HUB_13	0Eh	SensorHub13_7	SensorHub13_6	SensorHub13_5	SensorHub13_4	SensorHub13_3	SensorHub13_2	SensorHub13_1	SensorHub13_0
SENSOR_HUB_14	0Fh	SensorHub14_7	SensorHub14_6	SensorHub14_5	SensorHub14_4	SensorHub14_3	SensorHub14_2	SensorHub14_1	SensorHub14_0
SENSOR_HUB_15	10h	SensorHub15_7	SensorHub15_6	SensorHub15_5	SensorHub15_4	SensorHub15_3	SensorHub15_2	SensorHub15_1	SensorHub15_0
SENSOR_HUB_16	11h	SensorHub16_7	SensorHub16_6	SensorHub16_5	SensorHub16_4	SensorHub16_3	SensorHub16_2	SensorHub16_1	SensorHub16_0
SENSOR_HUB_17	12h	SensorHub17_7	SensorHub17_6	SensorHub17_5	SensorHub17_4	SensorHub17_3	SensorHub17_2	SensorHub17_1	SensorHub17_0
SENSOR_HUB_18	13h	SensorHub18_7	SensorHub18_6	SensorHub18_5	SensorHub18_4	SensorHub18_3	SensorHub18_2	SensorHub18_1	SensorHub18_0
MASTER_CONFIG	14h	RST_MASTER _REGS	WRITE_ONCE	START_CONFIG	PASS_ THROUGH_MODE	0	MASTER_ON	AUX_SENS_ON1	AUX_SENS_ON0
SLV0_ADD	15h	slave0_add6	slave0_add5	slave0_add4	slave0_add3	slave0_add2	slave0_add1	slave0_add0	rw_0
SLV0_SUBADD	16h	slave0_reg7	slave0_reg6	slave0_reg5	slave0_reg4	slave0_reg3	slave0_reg2	slave0_reg1	slave0_reg0
SLV0_CONFIG	17h	SHUB_ODR_2	SHUB_ODR_1	SHUB_ODR_0	0	BATCH_EXT _SENS_0_EN	Slave0_numop2	Slave0_numop1	Slave0_numop0
SLV1_ADD	18h	slave1_add6	slave1_add5	slave1_add4	slave1_add3	slave1_add2	slave1_add1	slave1_add0	r_1
SLV1_SUBADD	19h	slave1_reg7	slave1_reg6	slave1_reg5	slave1_reg4	slave1_reg3	slave1_reg2	slave1_reg1	slave1_reg0
SLV1_CONFIG	1Ah	0	0	0	1	BATCH_EXT _SENS_1_EN	Slave1_numop2	Slave1_numop1	Slave1_numop0
SLV2_ADD	1Bh	slave2_add6	slave1_add5	slave1_add4	slave1_add3	slave1_add2	slave1_add1	slave1_add0	r_2
SLV2_SUBADD	1Ch	slave2_reg7	slave2_reg6	slave2_reg5	slave2_reg4	slave2_reg3	slave2_reg2	slave2_reg1	slave2_reg0



Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SLV2_CONFIG	1Dh	0	0	0	0	BATCH_EXT _SENS_2_EN	Slave2_numop2	Slave2_numop1	Slave2_numop0
SLV3_ADD	1Eh	slave3_add6	slave3_add5	slave3_add4	slave3_add3	slave3_add2	slave3_add1	slave3_add0	r_3
SLV3_SUBADD	1Fh	slave3_reg7	slave3_reg6	slave3_reg5	slave3_reg4	slave3_reg3	slave3_reg2	slave3_reg1	slave3_reg0
SLV3_CONFIG	20h	0	0	0	0	BATCH_EXT _SENS_3_EN	Slave3_numop2	Slave3_numop1	Slave3_numop0
DATAWRITE_SLV0	21h	Slave0_dataw7	Slave0_dataw6	Slave0_dataw5	Slave0_dataw4	Slave0_dataw3	Slave0_dataw2	Slave0_dataw1	Slave0_dataw0
STATUS_MASTER	22h	WR_ONCE_DONE	SLAVE3_NACK	SLAVE2_NACK	SLAVE1_NACK	SLAVE0_NACK	0	0	SENS_HUB _ENDOP





## 3 Operating modes

The LSM6DSV16X provides three possible operating configurations:

- Only accelerometer active and gyroscope in power-down mode or sleep mode
- Only gyroscope active and accelerometer in power-down mode
- Both accelerometer and gyroscope active with independent ODR and power mode

The device offers a wide Vdd voltage range from 1.71 V to 3.6 V and a Vdd\_IO range from 1.08 V to 3.6 V. The power-on sequence is not restricted. The Vdd/Vdd\_IO pins can be set to either the power supply level or to ground level (they must not be left floating) and no specific sequence is required for powering them on.

In order to avoid potential conflicts, during the power-on sequence it is recommended to set the lines (on the host side) connected to the device IO pins floating or connected to ground, until Vdd\_IO is set. After Vdd\_IO is set, the lines connected to the IO pins have to be configured according to their default status described in Table 1. In order to avoid an unexpected increase in supply current, the input pins that are not pulled-up/pulled-down must be the polarized by the host.

When the Vdd power supply is applied, the device performs a 10 ms (maximum) boot procedure to load the trimming parameters. After the boot is completed, both the accelerometer and the gyroscope are automatically configured in power-down mode. To guarantee proper power-off of the device, it is recommended to maintain the duration of the Vdd line to GND for at least  $100 \, \mu s$ .

The accelerometer and the gyroscope can be configured independently. When both the accelerometer and gyroscope are on, the accelerometer is synchronized with the gyroscope, and the data rates of the two sensors are integer multiples of each other.

The accelerometer can be configured in the one of the following power modes:

- Power-down mode
- Low-power mode (three different modes are available, depending on the number of averaged measurements)
- Normal mode
- High-performance mode
- High-accuracy ODR mode
- ODR-triggered mode

The gyroscope can be configured in one of the following power modes:

- Power-down mode
- Sleep mode
- Low-power mode
- High-performance mode
- · High-accuracy ODR mode
- ODR-triggered mode

#### 3.1 Accelerometer power modes and output data rates

The power mode and the output data rate of the accelerometer can be selected using the CTRL1 register.

When the accelerometer is configured in **power-down** mode, almost all internal blocks of the device are switched off to minimize power consumption. Digital interfaces (I<sup>2</sup>C, MIPI I3C<sup>®</sup>, and SPI) are still active to allow communication with the device. The content of the configuration registers is preserved and the output data registers are not updated, keeping the last data sampled in memory before going into power-down mode.

When the accelerometer is configured in **low-power** mode, its reading chain is automatically turned on and off to optimize the power consumption. Three different low-power modes are available, based on the number of measurements that are averaged for the sample generation:

- Low-power mode 1 (LPM1), where two measurements are averaged
- Low-power mode 2 (LPM2), where four measurements are averaged
- Low-power mode 3 (LPM3), where eight measurements are averaged

Increasing the number of averaged measurements allows reducing the noise, while decreasing them allows reducing the supply current.

AN5763 - Rev 4 page 16/147



In the low-power modes, the antialiasing filter is disabled and the accelerometer ODR is selectable up to 240 Hz.

Note:

If the accelerometer is configured in any low-power mode, its ODR is intended to be changed, and the gyroscope is intended to be turned on right after the ODR change, it is mandatory to wait at least 3.5 ms between changing the accelerometer ODR and turning the gyroscope on.

When the accelerometer is configured in **normal** mode, its reading chain is always on. The antialiasing filter is enabled and the accelerometer ODR is selectable up to 1920 Hz. Normal mode provides a balanced trade-off between noise and supply current.

When the accelerometer is configured in **high-performance** mode, its reading chain is always on. The antialiasing filter is enabled and the accelerometer ODR is selectable up to 7680 Hz. High-performance mode provides the best performance in terms of noise.

When the accelerometer is configured in **high-accuracy ODR** (HAODR) mode, its reading chain is always on. The antialiasing filter is enabled and three sets of accelerometer ODRs are available, based on the value of the HAODR\_SEL\_[1:0] bits in the HAODR\_CFG register, as shown in Table 11. High-accuracy ODR mode provides the best performance in terms of noise (same as high-performance mode) and typically reduces the part-to-part ODR variation.

If high-accuracy ODR mode is intended to be used, the following limitations must be considered:

- When HAODR mode is intended to be used for one sensor (accelerometer or gyroscope), the other sensor has to be configured in HAODR mode too.
- HAODR mode is not applied to the accelerometer and gyroscope OIS channels.
- Both the accelerometer and the gyroscope must be set in power-down mode (ODR\_XL = 0000 in the CTRL1 register and ODR\_G = 0000 in the CTRL2 register) before enabling or disabling HAODR mode.
- If the accelerometer is on (ODR\_XL > 0) in HAODR mode, it is mandatory to wait at least 500 μs between two ODR XL value changes.
- If the accelerometer is in HAODR mode and the gyroscope is intended to be turned on, it is mandatory to set the accelerometer in power-down mode (ODR\_XL = 0000) and wait at least 500 µs in power-down mode before turning both the sensors on: the gyroscope must be turned on before the accelerometer.
- If the accelerometer and gyroscope are in HAODR mode and a runtime change that configures all the sensors in power-down mode occurs (ODR\_XL = 0000, ODR\_G = 0000, ODR\_G\_EIS = 00), it is mandatory to wait at least 500 µs in power-down mode before turning any sensor on.
- HAODR mode is not compatible with the Qvar functionality.
- HAODR mode is not compatible with the pedometer, relative tilt, DRDY mask, or activity/inactivity functionality (only motion/stationary can be used).

When the accelerometer is configured in **ODR-triggered** mode, its reading chain is always on. The antialiasing filter is enabled and the accelerometer ODR can be fine-tuned by the user by means of an external reference signal. ODR-triggered mode provides the best performance in terms of noise (same as high-performance mode) and the additional capability to synchronize the accelerometer ODR with the external reference signal. ODR-triggered mode is described in Section 3.3: ODR-triggered mode.

Table 9 summarizes the available power modes based on the OP\_MODE\_XL bits of the CTRL1 register. The power-down mode is selected if ODR\_XL = 0000, regardless of the configuration of the OP\_MODE\_XL bits.

OP_MODE_XL_[2:0]	Power mode		
000	High-performance (default)		
001	High-accuracy ODR		
011	ODR-triggered		
100	Low-power mode 1		
101	Low-power mode 2		
110	Low-power mode 3		
111	Normal		

Table 9. Accelerometer power modes

AN5763 - Rev 4 page 17/147



Table 10 summarizes the available ODR values based on the ODR\_XL bits of the CTRL1 register.

Table 10. Accelerometer ODR

ODR_XL_[3:0]	ODR selection [Hz]	High-performance	High-accuracy ODR (HAODR_SEL_[1:0] = 00)	Normal	Low-power mode 1 / 2 / 3
0000	Power-down (default)	1	✓	1	✓
0001	1.875				✓
0010	7.5	1		1	
0011	15	1	✓	1	✓
0100	30	1	✓	1	✓
0101	60	1	✓	1	✓
0110	120	1	✓	1	✓
0111	240	1	✓	1	✓
1000	480	1	✓	1	
1001	960	1	✓	1	
1010	1920	1	✓	1	
1011	3840	1	✓		
1100	7680	✓	✓		

Table 11. Accelerometer ODR selection in high-accuracy ODR mode

ODR_XL_[3:0]	ODR [Hz] HAODR_SEL_[1:0] = 00	ODR [Hz] HAODR_SEL_[1:0] = 01	ODR [Hz] HAODR_SEL_[1:0] = 10
0000	Power-down	Power-down	Power-down
0001	Reserved	Reserved	Reserved
0010	Reserved	Reserved	Reserved
0011	15	15.625	12.5
0100	30	31.25	25
0101	60	62.5	50
0110	120	125	100
0111	240	250	200
1000	480	500	400
1001	960	1000	800
1010	1920	2000	1600
1011	3840	4000	3200
1100	7680	8000	6400
Others	Reserved	Reserved	Reserved

AN5763 - Rev 4 page 18/147



#### 3.2 Gyroscope power modes and output data rates

The power mode and the output data rate of the gyroscope can be selected using the CTRL2 register.

When the gyroscope is configured in **power-down** mode, almost all internal blocks of the device are switched off to minimize power consumption. The digital interfaces (I<sup>2</sup>C, MIPI I3C<sup>®</sup>, and SPI) are still active to allow communication with the device. The content of the configuration registers is preserved and the output data registers are not updated, keeping the last data sampled in memory before going into power-down mode.

When the gyroscope is in **sleep** mode, the circuitry that drives the oscillation of the gyroscope mass is active, but the reading chain is turned off. Compared to power-down mode, the turn-on time from sleep mode to any active mode is drastically reduced.

When the gyroscope is configured in **low-power** mode, the driving circuitry is always on, but the reading chain is automatically turned on and off to optimize the power consumption. The gyroscope ODR is selectable up to 240 Hz.

When the gyroscope is configured in **high-performance** mode, its reading chain is always on. The gyroscope ODR is selectable up to 7680 Hz. High-performance mode provides the best performance in terms of noise.

When the gyroscope is configured in **high-accuracy ODR** (HAODR) mode, its reading chain is always on. Three sets of gyroscope ODRs are available, based on the value of the HAODR\_SEL\_[1:0] bits in the HAODR\_CFG register, as shown in Table 14. High-accuracy ODR mode provides the best performance in terms of noise (same as high-performance mode) and typically reduces the part-to-part ODR variation.

If high-accuracy ODR mode is intended to be used, the following limitations must be considered:

- When HAODR mode is intended to be used for one sensor (accelerometer or gyroscope), the other sensor has to be configured in HAODR mode too.
- HAODR mode is not applied to the accelerometer and gyroscope OIS channels.
- Both the accelerometer and the gyroscope must be set in power-down mode (ODR\_XL = 0000 in the CTRL1 register and ODR G = 0000 in the CTRL2 register) before enabling or disabling HAODR mode.
- If the accelerometer and gyroscope are in HAODR mode and a runtime change that configures all the sensors in power-down mode occurs (ODR\_XL = 0000, ODR\_G = 0000, ODR\_G\_EIS = 00), it is mandatory to wait at least 500 µs in power-down mode before turning any sensor on.
- If the gyroscope EIS channel is intended to be used in HAODR mode together with the gyroscope UI and/or gyroscope OIS channel, it must be turned off together with the other active channels and it is mandatory to wait at least 90 ms before turning any gyroscope channel on again.
- If the gyroscope EIS channel is intended to be used in HAODR mode, batching in FIFO of gyroscope EIS channel and/or timestamp is not supported.
- HAODR mode is not compatible with the Qvar functionality.
- HAODR mode is not compatible with the DRDY mask, or activity/inactivity functionality (only motion/ stationary can be used).

When the gyroscope is configured in **ODR-triggered** mode, its reading chain is always on. The gyroscope ODR can be fine-tuned by the user by means of an external reference signal. ODR-triggered mode provides the best performance in terms of noise (same as high-performance mode) and the additional capability to synchronize the gyroscope ODR with the external reference signal. ODR-triggered mode is described in Section 3.3: ODR-triggered mode.

Table 12 summarizes the available power modes based on the  $OP\_MODE\_G$  bits of the CTRL2 register. The power-down mode is selected if  $ODR\_G = 0000$ , regardless of the configuration of the  $OP\_MODE\_G$  bits.

 OP\_MODE\_G\_[2:0]
 Power mode

 000
 High-performance

 001
 High-accuracy ODR

 011
 ODR-triggered

 100
 Sleep

 101
 Low-power

Table 12. Gyroscope power modes

AN5763 - Rev 4 page 19/147



Table 13 summarizes the available ODR based on the ODR\_G bits of the CTRL2 register.

Table 13. Gyroscope ODR

ODR_G_[3:0]	ODR selection [Hz]	High-performance	High-accuracy ODR (HAODR_SEL_[1:0] = 00)	Low-power mode
0000	Power-down (default)	✓	✓	✓
0010	7.5	✓		✓
0011	15	✓	✓	✓
0100	30	✓	✓	✓
0101	60	✓	✓	✓
0110	120	✓	✓	✓
0111	240	✓	✓	✓
1000	480	✓	✓	
1001	960	✓	✓	
1010	1920	✓	✓	
1011	3840	✓	✓	
1100	7680	✓	✓	

Table 14. Gyroscope ODR selection in high-accuracy ODR mode

ODR_G_[3:0]	ODR [Hz] HAODR_SEL_[1:0] = 00	ODR [Hz] HAODR_SEL_[1:0] = 01	ODR [Hz] HAODR_SEL_[1:0] = 10
0000	Power-down	Power-down	Power-down
0001	Reserved	Reserved	Reserved
0010	Reserved	Reserved	Reserved
0011	15	15.625	12.5
0100	30	31.25	25
0101	60	62.5	50
0110	120	125	100
0111	240	250	200
1000	480	500	400
1001	960	1000	800
1010	1920	2000	1600
1011	3840	4000	3200
1100	7680	8000	6400
Others	Reserved	Reserved	Reserved

AN5763 - Rev 4 page 20/147



#### 3.3 ODR-triggered mode

Every device has its own ODR frequency (due to natural spreads). The LSM6DSV16X device provides a way to synchronize its data generation with an external hardware reference signal provided over the INT2 pin. The device is able to automatically align the frequency and phase to the edges of the reference signal.

ODR-triggered mode supports accelerometer only, gyroscope only, and combo (accelerometer and gyroscope) modes. If either the accelerometer or the gyroscope is intended to be used in ODR-triggered mode, they must be both configured in ODR-triggered mode or power-down mode. When both the accelerometer and gyroscope are enabled, the user must configure the same ODR on both the accelerometer and gyroscope. It is not possible to select different ODRs for the accelerometer and gyroscope; if different ODR values are set, the ODR configured for the gyroscope data is also applied to the accelerometer data.

The full-scale configurations are totally independent between the accelerometer and gyroscope and they can be set in any combination.

Note: ODR-triggered mode has to be enabled / disabled when the device is in power-down mode.

Note: When ODR-triggered mode is enabled, the 0001, 0010, and 1100 configurations of the ODR\_XL\_[3:0] bits in register CTRL1 and the 0010 and 1100 configurations of the ODR\_G\_[3:0] bits in register CTRL2 cannot be used.

Note: ODR-triggered mode is not compatible with the analog hub / Qvar functionality or the EIS functionality.

Note: ODR-triggered mode is not compatible with the pedometer, relative tilt, SFLP, DRDY mask, or activity/inactivity functionality (only motion/stationary can be used).

When using the ODR-triggered mode, the lock is reached (and the filtering chains are settled) after 4 clock periods of the external reference signal.

When using additional digital filters (for example, the accelerometer LPF2 or HP filter, or gyroscope LPF1 filter), their settling time must be considered in addition to the filtering chain settling time indicated above (see Section 3.6: Accelerometer bandwidth and Section 3.9: Gyroscope bandwidth for more details about accelerometer and gyroscope bandwidth and turn-on/off time).

The selectable output date rates (ODR<sub>sel</sub>) are different with respect to the regular ODRs set. The external reference signal must be provided with a period, which is an even multiple of the desired ODR period. The desired ODR period can have a maximum deviation of ±33% with respect to the selected ODR<sub>sel</sub>. The desired number of samples in one external reference signal period must be configured through the ODR\_TRIG\_N\_ODR\_[7:0] bits of the ODR\_TRIG\_CFG register. The value of the ODR\_TRIG\_N\_ODR\_[7:0] bits can span from a minimum of 4 to a maximum of 255 and its resolution is 2 samples (therefore, from a minimum of 8 samples to a maximum of 510 samples). The ODR<sub>sel</sub> set available for ODR-triggered mode, the corresponding minimum number of samples for each ODR, and the corresponding minimum period for the external reference signal are indicated in Table 15.

Table 15. ODR-triggered mode configurability


ODR_XL_[3:0] / ODR_G_[3:0]	ODR <sub>sel</sub> [Hz]	$rac{T_{ref}}{T_{ODR}}$ minimum ratio [# samples]	Minimum T <sub>ref</sub> period [ms]
0011	12.5	8	640
0100	25	8	320
0101	50	8	160
0110	100	8	80
0111	200	8	40
1000	400	16	40
1001	800	32	40
1010	1600	64	40
1011	3200	128	40

Figure 2 shows an example of the external reference signal with respect to the internal data-ready signal when configuring ODR\_TRIG\_N\_ODR\_[7:0] to 4 (8 samples).

AN5763 - Rev 4 page 21/147



Figure 2. External reference signal example (INT2\_IN\_LH = 1)



The external reference signal pulse duration must be at least 5  $\mu$ s and its polarity can be selected through the INT2\_IN\_LH bit of the CTRL4 register. If the INT2\_IN\_LH bit is set to 0, the ODR-triggered mode is sensitive to the falling edge of the external reference signal, otherwise it is sensitive to the rising edge.

The following procedure must be used for configuring the device in ODR-triggered mode.

- 1. Set both the sensors in power-down mode.
- 2. Configure the number of samples for each T<sub>ref</sub> period by setting the ODR\_TRIG\_N\_ODR\_[7:0] bits.
- 3. Set both sensors in ODR-triggered mode.
- 4. Configure the reference signal polarity.
- 5. Start the external reference signal on INT2.
- 6. Set the accelerometer and/or gyroscope ODR<sub>sel</sub>.

The following example configures the sensors in ODR-triggered combo mode at 100 Hz (10 ms time period).

1.	Write 00h to CTRL1 register	// Set accelerometer in power-down mode
2.	Write 00h to CTRL2 register	// Set gyroscope in power-down mode
3.	Write 04h to ODR_TRIG_CFG register	// Configure 8 samples per each $T_{\text{ref}}$ period
4.	Write 30h to CTRL1 register	// Set accelerometer in ODR-triggered mode
5.	Write 30h to CTRL2 register	// Set gyroscope in ODR-triggered mode
6.	Write 01h to CTRL4 register	// ODR-triggered mode sensitive to rising edge
7.	Start external reference signal with 80 ms period	// $T_{ref}$ = 80 ms = 10 ms * 8 samples
8.	Write 36h to CTRL1 register	// Set accelerometer ODR <sub>sel</sub> to 100 Hz
9.	Write 36h to CTRL2 register	// Set gyroscope ODR <sub>sel</sub> to 100 Hz

100 Hz has a 0% deviation with respect to the selected ODR configured through the ODR\_XL\_[3:0] bits of the CTRL1 register and ODR\_G\_[3:0] bits of the CTRL2 register. The user could, using the same configuration listed above, achieve an ODR of 100 Hz  $\pm$ 33% by fine-tuning the external reference signal period ( $T_{ref}$ ).

AN5763 - Rev 4 page 22/147



#### 3.4 Supply current

Table 16 shows the typical values of supply current for the different operating modes.

**Table 16.** Supply current (@ Vdd = 1.8 V, T = 25°C)

ODD #1-1	Accelerometer only	Gyroscope only	Combo [accelerometer + gyroscope]
ODR [Hz]	[µA]	[µA]	[µA]
Power-down	2.6	2.6	2.6
1.875 Hz (low-power mode 1)	4.0	-	-
15 Hz (low-power mode 1)	7.1	-	-
30 Hz (low-power mode 1)	10.5	-	-
60 Hz (low-power mode 1)	17.0	-	-
120 Hz (low-power mode 1)	29.5	-	-
240 Hz (low-power mode 1)	54.5	-	-
1.875 Hz (low-power mode 2)	4.2	-	280
7.5 Hz (low-power mode 2)	-	257	200
15 Hz (low-power mode 2)	7.8	262	285
30 Hz (low-power mode 2)	12.0	272	295
60 Hz (low- power mode 2)	20.0	289	316
120 Hz (low-power mode 2)	35.1	325	358
240 Hz (low-power mode 2)	66.1	397	441
1.875 Hz (low-power mode 3)	4.4	-	-
15 Hz (low-power mode 3)	9.2	-	-
30 Hz (low-power mode 3)	14.6	-	-
60 Hz (low-power mode 3)	25.6	-	-
120 Hz (low-power mode 3)	46.6	-	-
240 Hz (low-power mode 3)	88.6	-	-
All ODRs (normal mode)	100.0	-	-
All ODRs (high-performance mode)	190.0	535	650
All ODRs (high-accuracy ODR mode)	210.0	555	670

#### 3.5 Connection modes

The device offers three different connection modes, described in detail in this document:

- **Mode 1**: it is the connection mode enabled by default. The I<sup>2</sup>C slave interface, MIPI I3C<sup>®</sup> slave interface, or SPI (3- / 4-wire) serial interface is available.
- **Mode 2**: it is the sensor hub mode. The I<sup>2</sup>C slave interface, MIPI I3C<sup>®</sup> slave interface, or SPI (3- / 4-wire) serial interface and I<sup>2</sup>C interface master for external sensor connections are available. This connection mode is described in Section 7: Mode 2 sensor hub mode.
- **Mode 3**: in addition to the primary I<sup>2</sup>C slave interface, MIPI I3C<sup>®</sup> slave interface or SPI (3- / 4-wire) serial interface, an auxiliary SPI (3- / 4-wire) serial interface for external device connections (for example, camera module) is available. This connection mode is described in Section 8: Mode 3 OIS functionality.

AN5763 - Rev 4 page 23/147



#### 3.6 Accelerometer bandwidth

The accelerometer sampling chain is represented by a cascade of four main blocks: an analog antialiasing low-pass filter, an ADC converter, a digital low-pass filter (LPF1), and the composite group of digital filters.

Figure 3. Accelerometer filtering chain (UI path) shows the accelerometer sampling chain on the UI path. The accelerometer sampling chain active on the OIS path (when using mode 3 configuration) is described in Section 8: Mode 3 - OIS functionality.

The analog signal coming from the mechanical parts is filtered by an analog antialiasing low-pass filter before being converted by the ADC. The antialiasing filter is not enabled in the low-power modes. The digital LPF1 filter provides different cutoff values based on the accelerometer mode selected:

- ODR / 2 when the accelerometer is configured in normal, high-performance, or high-accuracy ODR mode
- 2300 Hz when the accelerometer is configured in low-power mode 1
- 912 Hz when the accelerometer is configured in low-power mode 2
- 431 Hz when the accelerometer is configured in low-power mode 3




Figure 3. Accelerometer filtering chain (UI path)

The "Advanced functions" block in the figure above refers to the pedometer, step detector and step counter, significant motion and tilt functions, described in Section 6: Embedded functions, and also includes the finite state machine and the machine learning core.

Finally, the composite group of filters composed of a low-pass digital filter (LPF2), a high-pass digital filter, and a slope filter processes the digital signal.

The HP\_LPF2\_XL\_BW\_[2:0] bits in the CTRL8 register and the CTRL9 register can be used to configure the composite filter group and the overall bandwidth of the accelerometer filtering chain, as shown in Table 17. Accelerometer bandwidth selection in mode 1/2/3. Referring to this table, on the low-pass path side, the Bandwidth column refers to the LPF1 bandwidth if LPF2\_XL\_EN = 0; it refers to the LPF2 bandwidth if LPF2\_XL\_EN = 1. On the high-pass path side, the Bandwidth column refers to the slope filter bandwidth if HP LPF2\_XL\_BW [2:0] = 000; it refers to the HP filter bandwidth for all the other configurations.

Table 17. Accelerometer bandwidth selection in mode 1/2/3 also provides the maximum (worst case) settling time in terms of samples to be discarded for the various configurations of the accelerometer filtering chain.

AN5763 - Rev 4 page 24/147

626



Table 17. Accelerometer bandwidth Selection in mode 1/2/3						
HP_SLOPE_XL_EN	LPF2_XL_EN	HP_LPF2_ XL_BW_[2:0]	Bandwidth	Max overall settling time <sup>(1)</sup> (samples to be discarded)		
	0	-	ODR / 2 <sup>(2)</sup>	See Table 19		
		000	ODR / 4	See Table 19		
		001	ODR / 10	21		
0		010	ODR / 20	21		
0		011	ODR / 45	39		
(Low-pass path)	1	100	ODR / 100	78		
		101	ODR / 200	156		
		110	ODR / 400	313		
		111	ODR / 800	626		
		000	ODR / 4 (slope filter)	See Table 19		
		001	ODR / 10	27		
		010	ODR / 20	27		
1 (High-pass path)		011	ODR / 45	39		
	-	100	ODR / 100	78		
		101	ODR / 200	156		
		110	ODR / 400	313		

Table 17. Accelerometer bandwidth selection in mode 1/2/3

1. Settling time @ 99% of the final value, taking into account all output data rates and all operating mode switches

111

2. This value is ODR / 2 when the accelerometer is in high-performance mode, high-accuracy ODR mode and normal mode. It is equal to 2300 Hz when the accelerometer is in low-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) and 431 Hz in low-power mode 3 (8 mean).

**ODR / 800** 

Setting the HP\_SLOPE\_XL\_EN bit to 0, the low-pass path of the composite filter block is selected. If the LPF2\_XL\_EN bit is set to 0, no additional filter is applied. If the LPF2\_XL\_EN bit is set to 1, the LPF2 filter is applied in addition to LPF1, and the overall bandwidth of the accelerometer chain can be set by configuring the HP\_LPF2\_XL\_BW\_[2:0] field of the CTRL8 register.

The LPF2 low-pass filter can also be used in the 6D/4D functionality by setting the LOW\_PASS\_ON\_6D bit of the TAP\_CFG0 register to 1.

Setting the HP\_SLOPE\_XL\_EN bit to 1, the high-pass path of the composite filter block is selected. The HP\_LPF2\_XL\_BW\_[2:0] field is used in order to enable, in addition to the LPF1 filter, either the slope filter usage (when HP\_LPF2\_XL\_BW\_[2:0] = 000) or the digital high-pass filter (other HP\_LPF2\_XL\_BW\_[2:0] configurations). The HP\_LPF2\_XL\_BW\_[2:0] field is also used to select the cutoff frequencies of the HP filter.

The high-pass filter reference mode feature is available for the accelerometer sensor: when this feature is enabled, the current X, Y, Z accelerometer sample is internally stored and subtracted from all subsequent output values. In order to enable the reference mode, both the HP\_REF\_MODE\_XL bit and the HP\_SLOPE\_XL\_EN bit of the CTRL9 register have to be set to 1, and the value of the HP\_LPF2\_XL\_BW\_[2:0] field has to be different than 000. When the reference mode feature is enabled, both the LPF2 filter and the HP filter are not available. The first accelerometer output data after enabling the reference mode has to be discarded.

The XL\_FASTSETTL\_MODE bit of the CTRL9 register enables the accelerometer LPF2 or HPF fast-settling mode: the selected filter sets the first sample after writing this bit. This feature applies only upon device exit from power-down mode.

AN5763 - Rev 4 page 25/147



#### 3.6.1 Accelerometer slope filter


As shown in Figure 3. Accelerometer filtering chain (UI path), the device embeds a digital slope filter, which can also be used for some embedded features such as single/double-tap recognition, wake-up detection and activity/inactivity.

The slope filter output data is computed using the following formula:

$$slope(t_n) = [acc(t_n) - acc(t_{n-1})] / 2$$

An example of a slope data signal is illustrated in the following figure.

Figure 4. Accelerometer slope filter



#### 3.7 Accelerometer turn-on/off time

The accelerometer reading chain contains low-pass filtering to improve signal-to-noise performance and to reduce aliasing effects. For this reason, it is necessary to take into account the settling time of the filters when the accelerometer power mode is switched or when the accelerometer ODR is changed.

The accelerometer chain settling time is dependent on the power mode and output data rate selected for the following configurations:

- LPF2 and HP filters disabled
- LPF2 or HP filter enabled with ODR / 4 bandwidth selection

For these two possible configurations, the maximum overall turn-on/off in order to switch accelerometer power modes or accelerometer ODR is the one shown below in Table 18. Accelerometer turn-on/off time (LPF2 and HP disabled) and Table 19. Accelerometer samples to be discarded.

Note: Accelerometer ODR timing is not impacted by power mode changes (the new configuration is effective after the completion of the current period).

AN5763 - Rev 4 page 26/147



Table 18. Accelerometer turn-on/off time (LPF2 and HP disabled)

Starting mode	Target mode	Max turn-on/off time <sup>(1)</sup>	
Power-down	Low-power mode	See Table 19	
Power-down	Normal mode	See Table 19	
Power-down	High-performance mode	See Table 19	
Power-down	High-accuracy ODR mode	See Table 19	
Normal / low-power mode	High-performance mode	See Table 19 + discard 1 additional sample	
High-performance / low-power mode	Normal mode	See Table 19 + discard 1 additional sample	
High-performance / normal mode	Low-power mode	See Table 19 + discard 1 additional sample	
Low-power mode	Low-power mode (ODR change)	See Table 19	
Normal mode	Normal mode (ODR change)	Discard 3 samples	
High-performance mode	High-performance mode (ODR change)	Discard 4 samples	
Low-power / normal / high-performance / high-accuracy ODR mode	Power-down	1 μs	

<sup>1.</sup> Settling time @ 99% of the final value

Table 19. Accelerometer samples to be discarded

Target mode	Number of samples to be discarded (LPF2 and HP filters disabled)				Number of samples to be discarded (LPF2 or HP filter enabled @ ODR / 4 bandwidth)			
Accelerometer ODR [Hz]	Low-power mode	Normal mode	High- performance mode	High- accuracy ODR mode	Low-power mode	Normal mode	High- performance mode	High- accuracy ODR mode
1.875 Hz	0 (first sample correct)	-	-	-	1	-	-	-
7.5 Hz	-	1	1	-	-	2	2	-
15 Hz	0 (first sample correct)	1	1	4	1	2	2	5
30 Hz	0 (first sample correct)	1	1	4	1	2	2	5
60 Hz	0 (first sample correct)	1	1	4	1	2	2	5
120 Hz	0 (first sample correct)	1	1	4	1	2	2	5
240 Hz	0 (first sample correct)	1	1	4	1	2	2	5
480 Hz	-	1	1	4	-	2	2	5
960 Hz	-	2	1	4	-	3	2	5
1920 Hz	-	3	4	8	-	4	5	9
3840 Hz	-	-	12	16	-	-	13	17
7680 Hz	-	-	27	32	-	-	27	32

Overall settling time if LPF2 or HP digital filters are enabled with bandwidth different from ODR / 4 has been already indicated in Table 17. Accelerometer bandwidth selection in mode 1/2/3.

When the device is configured in mode 3, the accelerometer UI path filtering chain is not impacted by the enabling/disabling of the accelerometer/gyroscope OIS path filtering chain.

AN5763 - Rev 4 page 27/147



#### 3.8 Accelerometer dual-channel mode

The LSM6DSV16X accelerometer incorporates a dual-channel architecture capable of simultaneously providing two sets of acceleration data with two different full-scale values. By default, the device operates in single-channel mode supporting full-scale values from  $\pm 2~g$  to  $\pm 16~g$  and multiple power modes. The dual-channel functionality can be enabled / disabled by configuring the XL\_DualC\_EN bit to 1 (enable) or to 0 (disable) in the CTRL8 register. It is available for all the accelerometer operating modes.

Enabling / disabling dual-channel mode does not impact the accelerometer channel 1, which keeps working at the full scale set through the FS XL [1:0] bits in the CTRL8 register.




Figure 5. Dual-channel mode

As shown in Figure 5, when dual-channel mode is enabled, an additional path (channel 2) of the accelerometer chain generates data at  $\pm 16~g$  full scale and at the output data rate configured through the ODR\_XL field of the CTRL1\_XL register. Accelerometer channel 2 data are available in the output registers from UI\_OUTX\_L\_A\_OIS\_DualC through UI\_OUTZ\_H\_A\_OIS\_DualC (34h to 39h) and are expressed in two's complement. The bandwidth and the settling time of channel 2 are imposed by the LPF1 digital low-pass filter. See Section 3.7: Accelerometer turn-on/off time for further details.

The accelerometer channel 2 data at ±16 *g* full scale can also be stored in FIFO by setting the XL\_DualC\_BATCH\_FROM\_IF bit to 1 in the EMB\_FUNC\_CFG register or by using some dedicated commands of the finite state machine (FSM) embedded in the LSM6DSV16X device. The latter functionality can be enabled by setting the XL\_DualC\_BATCH\_FROM\_FSM bit to 1 in the FIFO\_CTRL2 register. See more details in Section 9: First-in, first out (FIFO) buffer.

When dual-channel mode is enabled, OIS accelerometer data (mode 3) are not accessible from the primary interface (they are accessible over the auxiliary SPI interface only) unless FSM-triggered FIFO batching of accelerometer channel 2 data has been enabled. If the primary interface is intended to be used for reading OIS accelerometer data, the XL\_DualC\_BATCH\_FROM\_IF bit of EMB\_FUNC\_CFG register must be set to 1 and the accelerometer channel 2 data can be read from the FIFO. Refer to Section 9: First-in, first out (FIFO) buffer for further details.

AN5763 - Rev 4 page 28/147




#### 3.9 Gyroscope bandwidth

The gyroscope filtering chain depends on the connection mode in use.

When mode 1 or mode 2 is selected, the gyroscope filtering chain configuration is the one shown in Figure 6. It is a cascade of two filters: a selectable digital low-pass filter (LPF1) and a digital low-pass filter (LPF2).

The LPF1 filter is available in high-performance mode and in high-accuracy ODR mode. If the gyroscope is configured in low-power mode, the LPF1 filter is bypassed.

Figure 6. Gyroscope digital chain - mode 1 (UI/EIS) and mode 2



Note:

When the gyroscope OIS or EIS chain is enabled, the LPF1 filter is not available in the gyroscope UI chain. It is recommended to avoid using the LPF1 filter in the gyroscope UI chain when the gyroscope OIS or EIS is intended to be used.

The digital LPF1 filter can be enabled by setting the LPF1\_G\_EN bit of the CTRL7 register to 1 and its bandwidth can be selected through the field LPF1 G BW [2:0] of the CTRL6 register.

The digital LPF2 filter cannot be configured by the user and its cutoff frequency depends on the selected gyroscope ODR. When the gyroscope ODR is equal to 7680 Hz, the LPF2 filter is bypassed.

The overall gyroscope bandwidth for different gyroscope ODR values and for different configurations of the LPF1\_G\_EN bit of the CTRL7 register and LPF1\_G\_BW\_[2:0] of the CTRL6 register is summarized in the following table.

Table 20. Gyroscope overall bandwidth selection in mode 1/2

Cursosana ODB (U=1	LPF1	LPF2	TOTAL LPF cut-off [Hz] (phase @ 20 Hz)
Gyroscope ODR [Hz]	LPF1_G_BW_[2:0]		
	Bypassed		3.4 (-62.7° @ 2.5 Hz)
	0xx		3.4 (-63.4° @ 2.5 Hz)
7.5 Hz	100	Enabled	3.4 (-64.6° @ 2.5 Hz)
7.5 HZ	101	Enabled	3.3 (-66.1° @ 2.5 Hz)
	110		3.3 (-67.7° @ 2.5 Hz)
	111		3.2 (-72.6° @ 2.5 Hz)
	Bypassed		6.6 (-65.3° @ 5 Hz)
	0xx		6.6 (-66.7° @ 5 Hz)
4511-	100	Fachlad	6.6 (-69.2° @ 5 Hz)
15 Hz	101	Enabled	6.6 (-72.1° @ 5 Hz)
	110		6.4 (-75.2° @ 5 Hz)
	111		5.9 (-84.6° @ 5 Hz)

AN5763 - Rev 4 page 29/147



	LPF1				
Gyroscope ODR [Hz]	LPF1_G_BW_[2:0]	LPF2	TOTAL LPF cut-off [Hz] (phase @ 20 Hz)		
	Bypassed		13.0 (-70.4° @ 10 Hz)		
	0xx		13.0 (-73.2° @ 10 Hz)		
00.11-	100	Frablad	13.0 (-78.3° @ 10 Hz)		
30 Hz	101	Enabled —	13.0 (-84.2° @ 10 Hz)		
	110		11.6 (-89.7° @ 10 Hz)		
	111		9.3 (-105° @ 10 Hz)		
	Bypassed		24.6 (-80.6°)		
	0xx		24.6 (-86.1°)		
00.11-	100	Franklad	24.6 (-96.5°)		
60 Hz	101	Enabled	24.6 (-109°)		
	110		18.0 (-116°)		
	111		12.1 (-135°)		
	Bypassed		49.4 (-42.8°)		
	0xx		49.4 (-48.4°)		
	100	1	49.4 (-58.7°)		
120 Hz	101	Enabled	42.6 (-71.5°)		
	110		24.2 (-77.9°)		
	111		13.6 (-97.5°)		
	Bypassed		96 (-24.8°)		
	0xx		96 (-30.4°)		
	100		78.4 (-40.7°)		
240 Hz	101	Enabled	53 (-53.6°)		
	110		27.3 (-59.9°)		
	111		14.2 (-79.5°)		
	Bypassed		187 (-15.6°)		
	000		175 (-21.1°)		
	001		157 (-23.0°)		
	010		131 (-25.9°)		
480 Hz	011	Enabled	188 (-19.1°)		
	100		94 (-31.5°)		
	101		56.7 (-44.3°)		
	110		28.4 (-50.7°)		
	111		14.3 (-70.3°)		
	Bypassed		342 (-10.9°)		
	000		241 (-16.4°)		
	001		195 (-18.3°)		
	010		149 (-21.1°)		
960 Hz	011	Enabled	310 (-14.4°)		
	100		100 (-26.8°)		
	101		57.9 (-39.6°)		
			3.13 ( 30.0 )		
-	110		28 7 (-46 0°)		
_ _ _	110 111		28.7 (-46.0°) 14.4 (-65.6°)		

AN5763 - Rev 4 page 30/147



Commence ODD III-I	LPF1	LDEO	TOTAL   PE
Gyroscope ODR [Hz]	LPF1_G_BW_[2:0]	LPF2	TOTAL LPF cut-off [Hz] (phase @ 20 Hz)
	000		273 (-13.9°)
	001		210 (-15.8°)
	010		155 (-18.6°)
1920 Hz	011	Enabled	387 (-11.8°)
1020 112	100	Litablea	101 (-24.3°)
	101		58.2 (-37.1°)
	110		28.8 (-43.5°)
	111		14.4 (-63.1°)
	Bypassed		528 (-7.4°)
	000		280 (-13.0°)
	001		213 (-14.9°)
	010		156 (-17.7°)
3840 Hz	011	Enabled	403 (-10.9°)
	100		102 (-23.3°)
	101		58.3 (-36.1°)
	110 <sup>(1)</sup>		28.8 (-42.5°)
	111 <sup>(1)</sup>		14.4 (-62.1°)
	Bypassed		537 (-6.9°)
	000		281 (-12.5°)
	001		213 (-14.4°)
	010		156 (-17.2°)
7680 Hz	011	Disabled	407 (-10.4°)
	100		102 (-22.9°)
	101		58 (-35.7°)
	110 <sup>(1)</sup>		28.8 (-42.1°)
	111(1)		14.4 (-61.7°)

<sup>1.</sup> For ODR  $\geq$  3840 Hz the cases LPF1\_G\_BW\_[2:0] = 11x should be avoided due to low LPF1 roll-off at higher frequency.

If the gyroscope is configured in low-power mode, the gyroscope filtering chain presented above is bypassed. The bandwidth in low-power mode is indicated in the following table.

Table 21. Gyroscope low-power mode bandwidth

Gyroscope ODR [Hz]	Bandwidth [Hz]
7.5	2.3
15	4.6
30	9.1
60	18
120	36
240	71

AN5763 - Rev 4 page 31/147



If mode 3 is enabled, the gyroscope digital chain becomes the one shown in Figure 7. In this configuration, two different data chains are available:

- The user interface (UI) chain, where the gyroscope data are provided to the primary I<sup>2</sup>C / MIPI I3C<sup>®</sup> / SPI with an ODR selectable from 7.5 Hz up to 7680 Hz.
- The optical image stabilization (OIS) chain, where the gyroscope data are provided to the auxiliary SPI with an ODR fixed at 7680 Hz.




Figure 7. Gyroscope digital chain - mode 3 (OIS)

- 1. When the gyroscope OIS or EIS chain is enabled, the LPF1 filter is not available in the gyroscope UI chain.
- 2. It is recommended to avoid using the LPF1 filter in mode1/2 when the gyroscope OIS or EIS chain is intended to be used.

LPF1\_G\_OIS\_BW\_[1:0]

In mode 3, the LPF1 filter is dedicated to the OIS chain only. On the UI side, if the gyroscope is configured in high-performance mode, the total bandwidth depends on the gyroscope ODR value, as shown in Table 22. If the gyroscope is configured in low-power mode, the gyroscope chain bandwidth is still the one indicated in Table 21.

Gyroscope ODR [Hz]	Bandwidth [Hz]
7.5	3.4
15	6.6
30	13.0
60	24.6
120	49
240	96
480	185
960	353
1920	491
3840	528
7680	537

Table 22. UI chain - gyroscope overall bandwidth selection in mode 3

A detailed description of mode 3 connection modes and the gyroscope OIS chain is provided in Section 8: Mode 3 - OIS functionality.

AN5763 - Rev 4 page 32/147



### 3.10 Gyroscope turn-on/off time

Turn-on/off time has to be considered also for the gyroscope sensor when switching its modes or when the gyroscope ODR is changed.

When the device is configured in mode 1/2, the maximum overall turn-on/off time in order to switch gyroscope power modes or gyroscope ODR is the one shown in Table 23. Gyroscope turn-on/off time in mode 1/2.

Note:

The gyroscope ODR timing is not impacted by power mode changes (the new configuration is effective after the completion of the current period).

Table 23. Gyroscope turn-on/off time in mode 1/2

Starting mode	Target mode	Max turn-on/off time <sup>(1)</sup>
Power-down	Sleep	70 ms
Power-down Power-down	Low-power mode	70 ms + discard 1 sample
Power-down	High-performance mode	70 ms + Table 24 + Table 25 <sup>(2)</sup>
Power-down	High-accuracy ODR mode	70 ms + Table 24 + Table 25 <sup>(2)</sup>
Sleep	Low-power mode	Discard 1 sample
Sleep	High-performance mode	Table 24 + Table 25 <sup>(2)</sup>
Low-power mode	High-performance mode	Table 24 + Table 25 <sup>(2)</sup>
Low-power mode	Low-power mode (ODR change)	Discard 1 sample
High-performance mode	Low-power mode	Discard 1 sample
High-performance mode	High-performance mode (ODR change)	Discard 2 samples
Low-power / high-performance / high-accuracy ODR mode	Power-down	5 ms

<sup>1.</sup> Settling time @ 99% of the final value

Table 24. Gyroscope samples to be discarded in mode 1/2 (LPF1 disabled)

Gyroscope ODR [Hz]	Number of samples to be discarded <sup>(1)</sup> (high-performance mode)	Number of samples to be discarded <sup>(1)</sup> (high-accuracy ODR mode)
7.5 Hz	2	-
15 Hz	2	5
30 Hz	2	5
60 Hz	3	6
120 Hz	3	6
240 Hz	4	7
480 Hz	5	8
960 Hz	6	9
1920 Hz	10	13
3840 Hz	18	21
7680 Hz	33	36

<sup>1.</sup> Settling time @ 99% of the final value

AN5763 - Rev 4 page 33/147

<sup>2.</sup> Only when LPF1 is enabled



Table 25. Gyroscope chain settling time in mode 1/2 (LPF1 enabled)

LPF1_G_BW_[2:0]	Maximum settling time @ each ODR [ms] <sup>(1)</sup>
000	8.2
001	13.0
010	18.7
011	5.2
100	29.6
101	53.1
110	8.2
111	96.7

<sup>1.</sup> Settling time @ 99% of the final value

When the device is configured in mode 3, the gyroscope UI path filtering chain is not impacted by enabling/disabling the gyroscope OIS path filtering chain.

AN5763 - Rev 4 page 34/147



#### 3.11 Gyroscope EIS channel

The LSM6DSV16X integrates an independent gyroscope channel specifically designed for EIS (electrical image stabilization) applications. It basically provides an additional dedicated gyroscope channel, accessible from the primary I<sup>2</sup>C / MIPI I3C<sup>®</sup> / SPI interface, with the full scale and filtering chain independently configurable.

The gyroscope EIS channel can be enabled/disabled by configuring the ODR\_G\_EIS\_[1:0] field of the CTRL\_EIS register. By default, the EIS channel is off (ODR\_G\_EIS\_[1:0] = 00). When these bits are set to 01 or 10, the EIS channel is enabled and the EIS gyroscope data are generated at a rate of 1920 Hz or 960 Hz, respectively. These are the only two data rates available for the EIS channel.

Note:

When the EIS channel is enabled, the gyroscope UI must be also enabled in high-performance or high-accuracy ODR mode.




Figure 8. Gyroscope EIS channel

The full scale of the EIS gyroscope data can be set using the FS G EIS [2:0] field of the CTRL EIS register.

Note:

If the FS\_G\_[3:0] bits in CTRL6 are equal to 1100 (±4000 dps), FS\_G\_EIS\_[2:0] must be set to 100 in order to select ±4000 dps full scale on both the UI and EIS channels.

As shown in Figure 8, a dedicated filtering chain is available for the EIS channel. The bandwidth of the LPF\_EIS digital low-pass filters depends on the configuration applied to the ODR\_G\_EIS\_[1:0] field and to the LPF\_G\_EIS\_BW bit in the CTRL\_EIS register, as described in Table 26, which indicates also the number of samples to be discarded after the 70 ms wait time if the gyroscope exits from power-down mode.

ODR_G_EIS_[1:0]	Gyroscope EIS ODR	LPF_G_EIS_BW	Cutoff	Phase @20 Hz	Number of samples to be discarded <sup>(1)</sup> in high- performance mode	Number of samples to be discarded <sup>(1)</sup> in high-accuracy ODR mode
01 1920 Hz	1020 ⊟-	0	153 Hz	-13.5°	37	39
	1	203 Hz	-10.8°	29	31	
10	960 Hz	0	148 Hz	-15.4°	19	21
	900 HZ	1	193 Hz	-12.7°	15	17

Table 26. Gyroscope LPF\_EIS filter bandwidth selection

AN5763 - Rev 4 page 35/147

<sup>1.</sup> Settling time @ 99% of the final value



When the EIS channel is enabled, the EIS gyroscope data are available in the output data register from UI\_OUTX\_L\_G\_OIS\_EIS through UI\_OUTZ\_H\_G\_OIS\_EIS (2Eh to 33h) by setting the G\_EIS\_ON\_G\_OIS\_OUT\_REG bit to 1 in the CTRL\_EIS register. The EIS channel is compatible with mode 3 selection, but when the G\_EIS\_ON\_G\_OIS\_OUT\_REG bit is set to 1, the gyroscope OIS data cannot be read from the primary interface (they are accessible over the auxiliary SPI interface only). If the primary interface is intended to be used for reading OIS gyroscope data, the G\_EIS\_ON\_G\_OIS\_OUT\_REG bit must be set to 0 and the EIS gyroscope data can be read from the FIFO. Refer to Section 9: First-in, first out (FIFO) buffer for further details

For the EIS gyroscope channel, the data-ready signal is represented by the GDA\_EIS bit of the STATUS\_REG register. This signal can be driven to the INT2 pin by setting the INT2\_DRDY\_G\_EIS bit of the INT2\_CTRL register to 1.

EIS gyroscope data can also be stored in FIFO by setting the G\_EIS\_FIFO\_EN bit to 1 in the FIFO\_CTRL4 register. See Section 9: First-in, first out (FIFO) buffer for more details.

AN5763 - Rev 4 page 36/147



# 4 Mode 1 - reading output data

### 4.1 Startup sequence

Once the device is powered up, it automatically downloads the calibration coefficients from the embedded flash to the internal registers. When the boot procedure is completed, that is, after 10 ms (maximum), the accelerometer and gyroscope automatically enter power-down mode.

To turn on the accelerometer and gather acceleration data through the primary I<sup>2</sup>C / MIPI I3C<sup>®</sup> / SPI interface, it is necessary to select one of the operating modes through the CTRL1 register.

The following general-purpose sequence can be used to configure the accelerometer:

```
    Write INT1_CTRL = 01h  // Accelerometer data-ready interrupt on INT1
    Write CTRL1 = 08h  // ODR_XL = 480 Hz (high-performance mode)
```

To turn on the gyroscope and gather angular rate data through the primary  $I^2C$  / MIPI  $I3C^{\$}$  / SPI interface, it is necessary to select one of the operating modes through the CTRL2 register.

The following general-purpose sequence can be used to configure the gyroscope:

```
    Write INT1_CTRL = 02h  // Gyroscope data-ready interrupt on INT1
    Write CTRL2 = 08h  // ODR_G = 480 Hz (high-performance mode)
```

## 4.2 Using the status register

The device is provided with a STATUS\_REG register which can be polled to check when a new set of data is available. The XLDA bit is set to 1 when a new set of data is available in the accelerometer output registers. The GDA bit is set to 1 when a new set of data is available in the gyroscope output registers.

For the accelerometer (the gyroscope is similar), the read of the output registers can be performed as follows:

- 1. Read STATUS\_REG.
- 2. If XLDA = 0, then go to 1.
- 3. Read OUTX L A.
- 4. Read OUTX H A.
- 5. Read OUTY L A.
- 6. Read OUTY H A.
- 7. Read OUTZ\_L\_A.
- 8. Read OUTZ\_H\_A.
- 9. Data processing

10. Go to 1.

AN5763 - Rev 4 page 37/147



## 4.3 Using the data-ready signal


The device can be configured to have a hardware signal to determine when a new set of measurement data is available to be read.

For the accelerometer sensor, the data-ready signal is represented by the XLDA bit of the STATUS\_REG register. The signal can be driven to the INT1 pin by setting the INT1\_DRDY\_XL bit of the INT1\_CTRL register to 1 and to the INT2 pin by setting the INT2\_DRDY\_XL bit of the INT2\_CTRL register to 1.

For the gyroscope sensor, the data-ready signal is represented by the GDA bit of the STATUS\_REG register. The signal can be driven to the INT1 pin by setting the INT1\_DRDY\_G bit of the INT1\_CTRL register to 1 and to the INT2 pin by setting the INT2\_DRDY\_G bit of the INT2\_CTRL register to 1.

The data-ready signal rises to 1 when a new set of data has been generated and it is available to be read. The data-ready signal can be either latched or pulsed. If the DRDY\_PULSED bit of the CTRL4 register is set to 0 (default value), then the data-ready signal is latched and the interrupt is reset when the higher part of one axis is read (29h, 2Bh, 2Dh registers for the accelerometer; 23h, 25h, 27h registers for the gyroscope). If the DRDY\_PULSED bit of the CTRL4 register is set to 1, then the data-ready is pulsed and the duration of the pulse observed on the interrupt pin is 65  $\mu$ s. If either the accelerometer or gyroscope is configured in HAODR mode, the duration of the pulse observed on the interrupt pin is 43  $\mu$ s. Pulsed mode is not applied to the XLDA and GDA bits, which are always latched.

Figure 9. Data-ready signal



AN5763 - Rev 4 page 38/147



### 4.3.1 DRDY mask functionality

Setting the DRDY\_MASK bit of the CTRL4 register to 1, the accelerometer and gyroscope data-ready signals are masked until the settling of the sensor filters is completed.

When FIFO is active and the DRDY\_MASK bit is set to 1, accelerometer/gyroscope invalid samples stored in FIFO can be equal to 7FFFh, 7FFEh, or 7FFDh. In this way, a tag is applied to the invalid samples stored in the FIFO buffer so that they can be easily identified and discarded during data postprocessing.

Referring to the accelerometer UI chain, the DRDY mask functionality operates on all the power modes, full scales, and ODRs, considering also runtime changes. It covers the HP or LPF2 filter configuration up to ODR / 20 and it can be combined with the XL\_FASTSETTL\_MODE bit of the CTRL9 register for managing all the other filter configurations. If both the DRDY\_MASK and the XL\_FASTSETTL\_MODE bits are set to 1, all the data-ready signals are masked until the internal filters are settled.

Referring to the gyroscope UI chain, the DRDY mask functionality operates on all the power modes, full scales, and ODRs, considering also runtime changes.

Referring to the gyroscope EIS chain, the DRDY mask functionality operates only during the settling of the drive circuit.

The DRDY mask feature is not available for HAODR mode.

Note:

If the DRDY mask functionality is enabled, in order to guarantee the proper masking of the accelerometer sensor data-ready signal until the settling of the accelerometer filtering chain is completed, the following procedure must be implemented when the accelerometer ODR and/or power mode is intended to be changed:

- 1. Set the ODR\_XL\_[3:0] bits in the CTRL1 register to 0000 (power-down mode).
- 2. Wait x time period ( $x = 300 \mu s$  if the target operating mode is high-performance or any low-power mode, x = 1.2 ms if the target operating mode is normal mode).
- 3. Set the CTRL1 register to the desired value.

AN5763 - Rev 4 page 39/147



# 4.4 Using the block data update (BDU) feature

If reading the accelerometer/gyroscope data is not synchronized with either the XLDA/GDA bits in the STATUS\_REG register or with the data-ready signal driven to the INT1/INT2 pins, it is strongly recommended to set the BDU (block data update) bit to 1 in the CTRL3 register.

This feature avoids reading values (most significant and least significant bytes of the output data) related to different samples. In particular, when the BDU is activated, the data registers related to each axis always contain the most recent output data produced by the device, but, in case the read of a given pair (that is, OUTX\_H\_A(G) and OUTX\_L\_A(G), OUTY\_H\_A(G) and OUTY\_L\_A(G), OUTZ\_H\_A(G) and OUTZ\_L\_A(G)) is initiated, the refresh for that pair is blocked until both the MSB and LSB of the data are read.

Note:

BDU only guarantees that the LSB and MSB have been sampled at the same moment. For example, if the reading speed is too slow, X and Y can be read at T1 and Z sampled at T2.

The BDU feature also acts on the FIFO\_STATUS1 and FIFO\_STATUS2 registers. When the BDU bit is set to 1, it is mandatory to read FIFO\_STATUS1 first and then FIFO\_STATUS2.

### 4.5 Understanding output data

The measured acceleration data are sent to the OUTX\_H\_A, OUTX\_L\_A, OUTY\_H\_A, OUTY\_L\_A, OUTZ\_H\_A, and OUTZ\_L\_A registers. These registers contain, respectively, the most significant part and the least significant part of the acceleration signals acting on the X, Y, and Z axes.

The measured angular rate data are sent to the OUTX\_H\_G, OUTX\_L\_G, OUTY\_H\_G, OUTY\_L\_G, OUTZ\_H\_G, and OUTZ\_L\_G registers. These registers contain, respectively, the most significant part and the least significant part of the angular rate signals acting on the X, Y, and Z axes.

The complete output data for the X, Y, Z channels is given by the concatenation  $OUTX\_H\_A(G)$  &  $OUTX\_L\_A(G)$ ,  $OUTY\_H\_A(G)$  &  $OUTY\_L\_A(G)$ ,  $OUTZ\_H\_A(G)$  &  $OUTZ\_L\_A(G)$  and it is expressed as a two's complement number.

Both acceleration data and angular rate data are represented as 16-bit numbers. In order to translate them to their corresponding physical representation, a sensitivity parameter must be applied. This sensitivity value depends on the selected full-scale range (refer to the datasheet). In detail:

- Each acceleration sample must be multiplied by the proper sensitivity parameter LA\_So (linear acceleration sensitivity expressed in mg/LSB) in order to obtain the corresponding value in mg.
- Each angular rate sample must be multiplied by the proper sensitivity parameter G\_So (angular rate sensitivity expressed in mdps/LSB) in order to obtain the corresponding value in mdps.

### 4.5.1 Examples of output data

Table 27. Content of output data registers vs. acceleration (FS\_XL =  $\pm 2$  g) provides a few basic examples of the accelerometer data that is read in the data registers when the device is subjected to a given acceleration.

Table 28. Content of output data registers vs. angular rate ( $FS_G = \pm 250 \text{ dps}$ ) provides a few basic examples of the gyroscope data that is read in the data registers when the device is subjected to a given angular rate.

The values listed in the following tables are given under the hypothesis of perfect device calibration (that is, no offset, no gain error, and so on).

Table 27. Content of output data registers vs. acceleration (FS\_XL =  $\pm 2 g$ )

Acceleration values	Register address				
Acceleration values	OUTX_H_A (29h)	OUTX_L_A (28h)			
0 g	00h	00h			
350 mg	16h	69h			
1 g	40h	09h			
-350 mg	E9h	97h			
-1 g	BFh	F7h			

AN5763 - Rev 4 page 40/147

B7h



Angular rate values	Register address					
Angular rate values	OUTX_H_G (23h)	OUTX_L_G (22h)				
0 dps	00h	00h				
100 dps	2Ch	A4h				
200 dps	59h	49h				
-100 dps	D3h	5Ch				

A6h

Table 28. Content of output data registers vs. angular rate (FS  $G = \pm 250 \text{ dps}$ )

### 4.6 Accelerometer offset registers

-200 dps

The device provides accelerometer offset registers (X\_OFS\_USR, Y\_OFS\_USR, Z\_OFS\_USR) which can be used for zero-*g* offset correction or, in general, to apply an offset to the accelerometer output data.

The accelerometer offset block can be enabled by setting the USR\_OFF\_ON\_OUT bit of the CTRL9 register. The offset value set in the offset registers is internally added to the measured acceleration value for the respective axis. Internally processed data are then sent to the accelerometer output register and to the FIFO (if enabled). These register values are expressed as an 8-bit word in two's complement and must be in the range [-127, 127].

The weight [g/LSB] to be applied to the offset register values is independent of the accelerometer selected full scale and can be configured using the USR\_OFF\_W bit of the CTRL9 register:

- 2<sup>-10</sup> g/LSB if the USR OFF W bit is set to 0
- 2<sup>-6</sup> g/LSB if the USR OFF W bit is set to 1

### 4.7 DEN (data enable)

The device allows an external trigger level recognition by configuring the LVL1\_EN and LVL2\_EN bits in the DEN register.

Two different modes can be selected (see Table 29. DEN configurations):

- Level-sensitive trigger mode
- Level-sensitive latched mode

The data enable (DEN) input signal must be driven on the INT2 pin, which is configured as an input pin when one of these modes is enabled.

The DEN functionality is active by default on the gyroscope data only. To extend this feature to the accelerometer data, the bit DEN XL EN in the DEN register must be set to 1.

The DEN active level is low by default. It can be changed to active-high by setting the bit INT2\_IN\_LH in the CTRL4 register to 1.

Table 29. DEN configurations

LVL1_EN	LVL2_EN	Function	Trigger type	Action
0	0	Data enable off	-	-
1	0	Level-sensitive trigger mode	Level	Data stamping
1	1	Level-sensitive latched mode	Edge	Data stamping

AN5763 - Rev 4 page 41/147



### 4.7.1 Level-sensitive trigger mode

Level-sensitive trigger mode can be enabled by setting the LVL1\_EN bit in the DEN register to 1, and the LVL2\_EN bit in the DEN register to 0.

Once the level-sensitive trigger mode is enabled, the LSB bit of the selected data (in output registers and FIFO) is replaced by 1 if the DEN level is active, or 0 if the DEN level is not active. The selected data can be the X, Y, Z axes of the accelerometer or gyroscope sensor (see Section 4.7.3: LSB selection for DEN stamping for details).


All data can be stored in the FIFO according to the FIFO settings.

Note that the DEN level is read internally just before the update of the data registers: if a level change occurs after the read, DEN is acknowledged in the next ODR.

If the DEN feature is enabled on the accelerometer sensor by asserting the DEN\_XL\_EN bit of the DEN register, the accelerometer and gyroscope sensors must be configured at the same ODR or the gyroscope must be set in power-down mode.

Figure 10 shows with magenta circles the samples stored in the FIFO with LSB = 0 (DEN not active) and with blue circles the samples stored in the FIFO with LSB = 1 (DEN active).

Figure 10. Level-sensitive trigger mode, DEN active-low



### 4.7.2 Level-sensitive latched mode

Level-sensitive latched mode can be enabled by setting the LVL1\_EN and LVL2\_EN bits in the DEN register to 1. When the level-sensitive latched mode is enabled, the LSB bit of the selected data (in output registers and FIFO) is normally set to 0 and becomes 1 only on the first sample after a pulse on the DEN pin.


Note that the DEN level is read internally read before the update of the data registers: if a level change occurs after the read, DEN is acknowledged in the next ODR.

If the DEN feature is enabled on the accelerometer sensor by asserting the DEN\_XL\_EN bit of the DEN register, the accelerometer and gyroscope sensors must be configured at the same ODR or the gyroscope must be set in power-down mode.

Data can be selected through the DEN\_X, DEN\_Y, DEN\_Z, DEN\_XL\_G bits in the DEN register (see Section 4.7.3: LSB selection for DEN stamping for details).

Figure 11 shows an example of level-sensitive latched mode with DEN active-low. After the pulse on the DEN pin, the sample with a magenta circle has the value 1 on the LSB bit. All the other samples have LSB bit 0.

Figure 11. Level-sensitive latched mode, DEN active-low



AN5763 - Rev 4 page 42/147



### 4.7.3 LSB selection for DEN stamping

When level-sensitive modes (trigger or latched) are used, it is possible to select which LSB have to contain the information related to the DEN input signal behavior. This information can be stamped on the accelerometer or gyroscope axes in accordance with bits DEN\_X, DEN\_Y, DEN\_Z and DEN\_XL\_G of the DEN register. Setting the DEN\_X, DEN\_Y, DEN\_Z bits to 1, DEN information is stamped in the LSB of the corresponding axes of the sensor selected with the DEN\_XL\_G bit. By setting DEN\_XL\_G to 0, the DEN information is stamped in the selected gyroscope axes, while by setting DEN\_XL\_G to 1, the DEN information is stamped in the selected accelerometer axes.

By default, the bits are configured to have information on all the gyroscope axes.

AN5763 - Rev 4 page 43/147



# 5 Interrupt generation

Interrupt generation is based on accelerometer data only, so, for interrupt-generation purposes, the accelerometer sensor has to be set in an active operating mode (not in power-down). The gyroscope sensor can be configured in power-down mode since it is not involved in interrupt generation.

The interrupt generator can be configured to detect:

- Free-fall
- Wake-up
- 6D/4D orientation detection
- Single-tap and double-tap sensing
- Activity/inactivity and motion/stationary recognition

The device can also efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. The following functions are implemented in the hardware:

- Significant motion
- Relative tilt
- Pedometer functions
- Timestamp
- Sensor fusion functions (game rotation vector, gravity vector, gyroscope bias)

Moreover, the device can be configured to generate interrupt signals activated by user-defined motion patterns. To do this, up to 8 embedded finite state machines can be programmed independently for motion detection or gesture recognition such as glance, absolute wrist tilt, shake, double-shake, or pick-up. Furthermore up to 4 decision trees can simultaneously and independently run inside the machine learning core logic.

The embedded finite state machine and the machine learning core features offer very high customization capabilities starting from scratch or importing activity/gesture recognition programs directly provided by STMicroelectronics. Please refer to the finite state machine application note and the machine learning core application note available on www.st.com.

All these interrupt signals, together with the FIFO interrupt signals, can be independently driven to the INT1 and INT2 interrupt pins or checked by reading the dedicated source register bits.

When the MIPI I3C<sup>®</sup> interface is used, information about the feature triggering the interrupt event is contained in the in-band interrupt (IBI) frame as described in the datasheet (default behavior). As an additional feature, by setting the INT\_EN\_I3C bit of the CTRL5 register to 1, the interrupt pins are activated even if using the MIPI I3C<sup>®</sup> interface.

The H\_LACTIVE bit of the IF\_CFG register must be used to select the polarity of the interrupt pins. If this bit is set to 0 (default value), the interrupt pins are active high and they change from low to high level when the related interrupt condition is verified. Otherwise, if the H\_LACTIVE bit is set to 1 (active low), the interrupt pins are normally at high level and they change from high to low when interrupt condition is reached.

The PP\_OD bit of the IF\_CFG register allows changing the behavior of the interrupt pins from push-pull to open drain. If the PP\_OD bit is set to 0, the interrupt pins are in push-pull configuration (low-impedance output for both high and low level). When the PP\_OD bit is set to 1, only the interrupt active state is a low-impedance output.

AN5763 - Rev 4 page 44/147



### 5.1 Interrupt pin configuration

The device is provided with two pins that can be activated to generate either data-ready or interrupt signals. The functionality of these pins is selected through the MD1\_CFG and INT1\_CTRL registers for the INT1 pin, and through the MD2\_CFG and INT2\_CTRL registers for the INT2 pin.

A brief description of these interrupt control registers is given in the following summary. The default value of their bits is equal to 0, which corresponds to 'disable'. In order to enable routing a specific interrupt signal to the pin, the related bit has to be set to 1.

Table 30. INT1\_CTRL register

b7	b6	b5	b4	b3	b2	b1	b0
0	INT1_ CNT_BDR	INT1_ FIFO_FULL	INT1_ FIFO_OVR	INT1_ FIFO_TH	0	INT1_ DRDY_G	INT1_ DRDY_XL

- INT1 CNT BDR: FIFO COUNTER BDR IA interrupt on INT1
- INT1\_FIFO\_FULL: FIFO full flag interrupt on INT1
- INT1\_FIFO\_OVR: FIFO overrun flag interrupt on INT1
- INT1 FIFO TH: FIFO threshold interrupt on INT1
- INT1 DRDY G: gyroscope data-ready on INT1
- INT1 DRDY XL: accelerometer data-ready on INT1

Table 31. MD1\_CFG register

b7	b6	b5	b4	b3	b2	b1	b0
INT1_SLEEP _CHANGE	INT1_ SINGLE_TAP	INT1_WU	INT1_FF	INT1_ DOUBLE_TAP	INT1_6D	INT1_ EMB_FUNC	INT1_ SHUB

- INT1 SLEEP CHANGE: activity/inactivity recognition event interrupt on INT1
- INT1\_SINGLE\_TAP: single-tap interrupt on INT1
- INT1\_WU: wake-up interrupt on INT1
- INT1\_FF: free-fall interrupt on INT1
- INT1\_DOUBLE\_TAP: double-tap interrupt on INT1
- INT1\_6D: 6D detection interrupt on INT1
- INT1\_EMB\_FUNC: embedded functions interrupt on INT1 (refer to Section 6: Embedded functions for more details)
- INT1 SHUB: sensor hub end operation interrupt on INT1

Table 32. INT2\_CTRL register

b7	b6	b5	b4	b3	b2	b1	b0
INT2_EMI		INT2_	INT2_	INT2_	INT2_DRDY	INT2_	INT2_
FUNC_END		FIFO_FULL	FIFO_OVR	FIFO_TH	_G_EIS	DRDY_G	DRDY_XL

- INT2\_EMB\_FUNC\_ENDOP: embedded functions end of operations interrupt on INT2. This bit is intended to be used for debug purposes. For this reason, it is not recommended to enable it if other interrupt signals are intended to be routed to the INT2 pin. When it is enabled, the INT2 pin is set to high level if no embedded function is running, otherwise, it is set to low level if any embedded function is running. For this reason, it can be used to measure the execution time of the embedded functions.
- INT2\_CNT\_BDR: FIFO COUNTER\_BDR\_IA interrupt on INT2
- INT2\_FIFO\_FULL: FIFO full flag interrupt on INT2
- INT2\_FIFO\_OVR: FIFO overrun flag interrupt on INT2
- INT2\_FIFO\_TH: FIFO threshold interrupt on INT2
- INT2\_DRDY\_G\_EIS: gyroscope EIS data-ready interrupt on INT2

AN5763 - Rev 4 page 45/147



- INT2\_DRDY\_G: gyroscope data-ready on INT2
- INT2 DRDY XL: accelerometer data-ready on INT2

The INT2\_DRDY\_TEMP bit of the CTRL4 register enables the temperature data-ready interrupt on the INT2 pin. The INT2\_DRDY\_AH\_QVAR bit of the CTRL7 register enables the analog hub (or Qvar) data-ready interrupt on the INT2 pin.

Table 33. MD2\_CFG register

b7	b6	b5	b4	b3	b2	b1	b0
INT2_SLEEP _CHANGE	INT2_ SINGLE_TAP	INT2_WU	INT2_FF	INT2_ DOUBLE_TAP	INT2_6D	INT2_ EMB_FUNC	INT2_ TIMESTAMP

- INT2\_SLEEP\_CHANGE: activity/inactivity recognition event interrupt on INT2
- INT2 SINGLE TAP: single-tap interrupt on INT2
- INT2\_WU: wake-up interrupt on INT2
- INT2 FF: free-fall interrupt on INT2
- INT2\_DOUBLE\_TAP: double-tap interrupt on INT2
- INT2\_6D: 6D detection interrupt on INT2
- INT2\_EMB\_FUNC: embedded functions interrupt on INT2 (refer to Section 6: Embedded functions for more details)
- INT2\_TIMESTAMP: timestamp overflow alert interrupt on INT2

If multiple interrupt signals are routed to the same interrupt pin, the logic level of this pin is the "OR" combination of the selected interrupt signals. In order to know which event has generated the interrupt condition, the related source registers have to be read:

- WAKE\_UP\_SRC, TAP\_SRC, D6D\_SRC (basic interrupt functions)
- STATUS\_REG (for data-ready signals)
- EMB FUNC STATUS MAINPAGE / EMB FUNC STATUS (for embedded functions)
- FSM\_STATUS\_MAINPAGE / FSM\_STATUS (for finite state machine)
- MLC\_STATUS\_MAINPAGE / MLC\_STATUS (for machine learning core)
- STATUS MASTER MAINPAGE / STATUS MASTER (for sensor hub)
- FIFO STATUS2 (for FIFO)

The ALL\_INT\_SRC register groups the basic interrupts functions event status (6D/4D, free-fall, wake-up, tap, activity/inactivity) and the embedded functions and sensor hub interrupt status in a single register. It is possible to read this register in order to address a subsequent specific source register read.

The INT2\_on\_INT1 bit of the CTRL4 register allows driving some specific interrupt signals in logic "OR" on the INT1 pin (by setting this bit to 1). When this bit is set to 0, the interrupt signals are divided between the INT1 and INT2 pins. When this bit is set to 1, the movable interrupts are INT2\_DRDY\_G\_EIS and

INT2\_EMB\_FUNC\_ENDOP (enabled through the INT2\_CTRL register), INT2\_TIMESTAMP (enabled through the MD2\_CFG register), INT2\_DRDY\_TEMP (enabled through the CTRL4 register), and INT2\_DRDY\_AH\_QVAR (enabled through the CTRL7 register).

The basic interrupts have to be enabled by setting the INTERRUPTS\_ENABLE bit in the FUNCTIONS\_ENABLE register.

The LIR bit of the TAP\_CFG0 register enables the latched interrupt for the basic interrupt functions: when this bit is set to 1 and the interrupt flag is sent to the INT1 pin and/or INT2 pin, the interrupt remains active until the ALL\_INT\_SRC register or the corresponding source register is read. The latched interrupt is enabled on a function only if a function is routed to the INT1 or INT2 pin: if latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect. The DIS\_RST\_LIR\_ALL\_INT bit of the FUNCTIONS\_ENABLE register can be set to 1 in order to avoid resetting the latched interrupt signals by reading the ALL\_INT\_SRC register. This feature is useful in order to not reset some status flags before reading the corresponding status register.

AN5763 - Rev 4 page 46/147



## 5.2 Free-fall interrupt

Free-fall detection refers to a specific register configuration that allows recognizing when the device is in free-fall: the acceleration measured along all the axes goes to zero. In a real case a "free-fall zone" is defined around the zero-*g* level where all the accelerations are small enough to generate the interrupt. Configurable threshold and duration parameters are associated to free-fall event detection. The threshold parameter defines the free-fall zone amplitude; the duration parameter defines the minimum duration of the free-fall interrupt event to be recognized (Figure 12).




Figure 12. Free-fall interrupt

The free-fall interrupt signal can be enabled by setting the INTERRUPTS\_ENABLE bit in the FUNCTIONS\_ENABLE register to 1 and can be driven to the two interrupt pins by setting the INT1\_FF bit of the MD1\_CFG register to 1 or the INT2\_FF bit of the MD2\_CFG register to 1. It can also be checked by reading the FF\_IA bit of the WAKE\_UP\_SRC or ALL\_INT\_SRC register.

If latched mode is disabled (LIR bit of TAP\_CFG0 is set to 0), the interrupt signal is automatically reset when the free-fall condition is no longer verified. If latched mode is enabled and the free-fall interrupt signal is driven to the interrupt pins, once a free-fall event has occurred and the interrupt pin is asserted, it must be reset by reading the WAKE\_UP\_SRC or ALL\_INT\_SRC register. If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

The FREE\_FALL register is used to configure the threshold parameter. The unsigned threshold value is related to the value of the FF\_THS\_[2:0] field value as indicated in Table 34. Free-fall threshold LSB value. The values given in this table are valid for each accelerometer full-scale value.

FREE_FALL - FF_THS_[2:0]	Threshold LSB value [mg]
000	156
001	219
010	250
011	312
100	344
101	406
110	469
111	500

Table 34. Free-fall threshold LSB value

Duration time is measured in N/ODR\_XL, where N is the content of the FF\_DUR\_[5:0] field of the FREE\_FALL / WAKE\_UP\_DUR registers and ODR\_XL is the accelerometer data rate.

AN5763 - Rev 4 page 47/147



A basic software routine for free-fall event recognition is given below.

1.	Write 08h to CTRL1	// Turn on the accelerometer (ODR = 480 Hz)
2.	Write 01h to TAP_CFG0	// Enable latched mode
3.	Write 80h to FUNCTIONS_ENABLE	// Enable interrupt functions
4.	Write 00h to WAKE_UP_DUR	// Set event duration (FF_DUR_5 bit)
5.	Write 33h to FREE_FALL	// Set FF threshold (FF_THS_[2:0] = 011)
		// Set six samples event duration (FF_DUR_[5:0] = 000110)
6.	Write 10h to MD1_CFG	// FF interrupt driven to INT1 pin

The sample code sets the threshold to 312 mg for free-fall recognition and the event is notified by hardware through the INT1 pin. The FF\_DUR\_[5:0] field of the FREE\_FALL / WAKE\_UP\_DUR registers is configured to ignore events that are shorter than 6/ODR XL = 6/480 Hz  $\sim$ = 12.5 msec in order to avoid false detections.

### 5.3 Wake-up interrupt

The wake-up feature can be implemented using either the slope filter (see Section 3.6.1: Accelerometer slope filter for more details) or the high-pass digital filter, as illustrated in Figure 3. Accelerometer filtering chain (UI path). The filter to be applied can be selected using the SLOPE\_FDS bit of the TAP\_CFG0 register. If this bit is set to 0 (default value), the slope filter is used; if it is set to 1, the HPF digital filter is used. Moreover, it is possible to configure the wake-up feature as an absolute wake-up with respect to a programmable position. This can be done by setting both the SLOPE\_FDS bit of the TAP\_CFG0 register and the USR\_OFF\_ON\_WU bit of the WAKE\_UP\_THS register to 1. Using this configuration, the input data for the wake-up function comes from the low-pass filter path and the programmable position is added as an offset. The programmable position can be configured through the X\_OFS\_USR, Y\_OFS\_USR and Z\_OFS\_USR registers (refer to Section 4.6: Accelerometer offset registers for more details).

The wake-up interrupt signal is generated if a certain number of consecutive filtered data exceed the configured threshold (Figure 13. Wake-up interrupt (using the slope filter)).

The unsigned threshold value is defined using the WK\_THS\_[5:0] bits of the WAKE\_UP\_THS register. The value of 1 LSB of these 6 bits depends on the value of the WU\_INACT\_THS\_W\_[2:0] bits of the INACTIVITY\_DUR register as shown in the table below.

WU_INACT_THS_W_[2:0]	1 LSB resolution
000	7.8125 mg
001	15.625 mg
010	31.25 mg
011	62.5 mg
100	125 mg
101	250 mg
110	250 mg
111	250 mg

Table 35. Wake-up threshold resolution

The threshold is applied to both positive and negative data: for wake-up interrupt generation, the absolute value of the filtered data must be bigger than the threshold.

The duration parameter defines the minimum duration of the wake-up event to be recognized. Its value is set using the WAKE\_DUR\_[1:0] bits of the WAKE\_UP\_DUR register: 1 LSB corresponds to 1/ODR\_XL time, where ODR\_XL is the accelerometer output data rate. It is important to appropriately define the duration parameter to avoid unwanted wake-up interrupts due to spurious spikes of the input signal.

AN5763 - Rev 4 page 48/147



This interrupt signal can be enabled by setting the INTERRUPTS\_ENABLE bit in the FUNCTIONS\_ENABLE register to 1 and can be driven to the two interrupt pins by setting the INT1\_WU bit of the MD1\_CFG register or the INT2\_WU bit of the MD2\_CFG register to 1. It can also be checked by reading the WU\_IA bit of the WAKE\_UP\_SRC or ALL\_INT\_SRC register. The X\_WU, Y\_WU, Z\_WU bits of the WAKE\_UP\_SRC register indicate which axes have triggered the wake-up event.




Figure 13. Wake-up interrupt (using the slope filter)

If latched mode is disabled (LIR bit of TAP\_CFG0 is set to 0), the interrupt signal is automatically reset when the filtered data falls below the threshold. If latched mode is enabled and the wake-up interrupt signal is driven to the interrupt pins, once a wake-up event has occurred and the interrupt pin is asserted, it must be reset by reading the WAKE\_UP\_SRC register or the ALL\_INT\_SRC register. The X\_WU, Y\_WU, Z\_WU bits are maintained at the state in which the interrupt was generated until the read is performed. In case the WU\_X, WU\_Y, WU\_Z bits have to be evaluated (in addition to the WU\_IA bit), it is recommended to directly read the WAKE\_UP\_SRC register (do not use ALL\_INT\_SRC register for this specific case). If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

A basic software routine for wake-up event recognition using the high-pass digital filter is given below.

1. Write 34h to INACTIVITY\_DUR

2. Write 11h to TAP\_CFG0

3. Write 01h to WAKE\_UP\_THS

4. Write 00h to WAKE\_UP\_DUR

5. Write 20h to MD1\_CFG

6. Write 80h to FUNCTIONS\_ENABLE

7. Write 08h to CTRL1

// Set wake-up threshold resolution to 62.5 mg

// Select HPF path and enable latched mode

// Set wake-up threshold

// Set duration to 0

// Wake-up interrupt driven to INT1 pin

// Enable interrupt functions

// Turn on the accelerometer (ODR = 480 Hz)

AN5763 - Rev 4 page 49/147



Since the duration time is set to zero, the wake-up interrupt signal is generated for each X, Y, Z filtered data exceeding the configured threshold. The WK\_THS field of the WAKE\_UP\_THS register is set to 000001 and the resolution of 1 LSB is set to 62.5 mg (WU\_INACT\_THS\_W\_[2:0] bits of INACTIVITY\_DUR register are set to 011), therefore the wake-up threshold is 62.5 mg.

Since the wake-up functionality is implemented using the slope/high-pass digital filter, it is necessary to consider the settling time of the filter just after this functionality is enabled. For example, when using the slope filter (but a similar consideration can be done for the high-pass digital filter usage) the wake-up functionality is based on the comparison of the threshold value with half of the difference of the acceleration of the current (X, Y, Z) sample and the previous one (refer to Section 3.6.1: Accelerometer slope filter).

At the very first sample, the slope filter output is calculated as half of the difference of the current sample, for example (X, Y, Z) = (0, 0, 1) g, with the previous one, which is (X, Y, Z) = (0, 0, 0) g since no sample has been generated yet. For this reason, on the Z-axis the first output value of the slope filter is (1 - 0) / 2 = 0.5 g = 500 mg and it could be higher than the threshold value in which case a spurious interrupt event is generated. The interrupt signal is kept high for 1 ODR then it goes low.

In order to avoid the spurious interrupt generation due to the settling of the digital slope / high-pass filter, it is possible to mask the execution trigger of the basic interrupt functions during the digital filter settling by configuring to 1 both the XL\_FASTSETTL\_MODE bit of the CTRL9 register and the HW\_FUNC\_MASK\_XL\_SETTL of the TAP\_CFG0 register.

The wake-up configuration procedure described above can be easily modified as follows:

Write 20h to CTRL9 // Set XL\_FASTSETTL\_MODE = 1
 Write 34h to INACTIVITY\_DUR // Set wake-up threshold resolution to 62.5 mg
 Write 31h to TAP\_CFG0 // Set HW\_FUNC\_MASK\_XL\_SETTL = 1, select HPF path and enable latched mode
 Write 01h to WAKE\_UP\_THS // Set wake-up threshold
 Write 00h to WAKE\_UP\_DUR // Set duration to 0
 Write 20h to MD1\_CFG // Wake-up interrupt driven to INT1 pin
 Write 80h to FUNCTIONS\_ENABLE // Enable interrupt functions
 Write 08h to CTRL1 // Turn on the accelerometer (ODR = 480 Hz)

AN5763 - Rev 4 page 50/147



### 5.4 6D/4D orientation detection

The accelerometer provides the capability to detect the orientation of the device in space, enabling easy implementation of energy-saving procedures and automatic screen rotation for mobile devices.

#### 5.4.1 6D orientation detection

Six orientations of the device in space can be detected. The interrupt signal is asserted when the device switches from one orientation to another. The interrupt is not reasserted as long as the position is maintained.

6D interrupt is generated when, for two consecutive samples, only one axis exceeds a selected threshold and the acceleration values measured from the other two axes are lower than the threshold: the ZH, ZL, YH, YL, XH, XL bits of the D6D SRC register indicate which axis has triggered the 6D event.

In more detail:

Table 36. D6D\_SRC register

b7	b6	b5	b4	b3	b2	b1	b0
0	D6D_IA	ZH	ZL	YH	YL	XH	XL

- D6D IA is set high when the device switches from one orientation to another.
- ZH (YH, XH) is set high when the face perpendicular to the Z (Y, X) axis is almost flat and the acceleration measured on the Z (Y, X) axis is positive and in the absolute value bigger than the threshold.
- ZL (YL, XL) is set high when the face perpendicular to the Z (Y, X) axis is almost flat and the acceleration measured on the Z (Y, X) axis is negative and in the absolute value bigger than the threshold.

The SIXD\_THS\_[1:0] bits of the TAP\_THS\_6D register are used to select the threshold value used to detect the change in device orientation. The threshold values given in the following table are valid for each accelerometer full-scale value.

 SIXD\_THS\_[1:0]
 Threshold value [degrees]

 00
 80

 01
 70

 10
 60

 11
 50

Table 37. Threshold for 4D/6D function

The low-pass filter LPF2 can also be used in 6D functionality by setting the LOW\_PASS\_ON\_6D bit of the TAP\_CFG0 register to 1.

This interrupt signal can be enabled by setting the INTERRUPTS\_ENABLE bit in the FUNCTIONS\_ENABLE register to 1 and can be driven to the two interrupt pins by setting the INT1\_6D bit of the MD1\_CFG register or the INT2\_6D bit of the MD2\_CFG register to 1. It can also be checked by reading the D6D\_IA bit of the D6D\_SRC or ALL\_INT\_SRC register.

If latched mode is disabled (LIR bit of TAP\_CFG is set to 0), the interrupt signal is active only for 1/ODR\_XL then it is automatically disserted (ODR\_XL is the accelerometer output data rate). If latched mode is enabled and the 6D interrupt signal is driven to the interrupt pins, once an orientation change has occurred and the interrupt pin is asserted, a read of the D6D\_SRC or ALL\_INT\_SRC register clears the request and the device is ready to recognize a different orientation. The XL, XH, YL, YH, ZL, ZH bits are not affected by the LIR configuration. They correspond to the current state of the device when the D6D\_SRC register is read. If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

Referring to the six possible cases illustrated in Figure 14. 6D recognized orientations, the content of the D6D SRC register for each position is shown in Table 38. D6D SRC register in 6D positions.

AN5763 - Rev 4 page 51/147



Figure 14. 6D recognized orientations




Table 38. D6D\_SRC register in 6D positions

Case	D6D_IA	ZH	ZL	YH	YL	ХН	XL
(a)	1	0	0	1	0	0	0
(b)	1	0	0	0	0	0	1
(c)	1	0	0	0	0	1	0
(d)	1	0	0	0	1	0	0
(e)	1	1	0	0	0	0	0
(f)	1	0	1	0	0	0	0

A basic software routine for 6D orientation detection is as follows.

Write 41h to TAP\_CFG0 // Enable LPF2 filter for 6D functionality and latched mode 1. 2. Write 40h to TAP\_THS\_6D // Set 6D threshold (SIXD\_THS\_[1:0] = 10 = 60 degrees) 3.

Write 04h to MD1\_CFG // 6D interrupt driven to INT1 pin

Write 80h to FUNCTIONS\_ENABLE // Enable interrupt functions

Write 08h to CTRL1 // Turn on the accelerometer (ODR = 480 Hz)

#### 5.4.2 4D orientation detection

The 4D direction function is a subset of the 6D function especially defined to be implemented in mobile devices for portrait and landscape detection. It can be enabled by setting the D4D\_EN bit of the TAP\_THS\_6D register to 1. In this configuration, the Z-axis position detection is disabled, therefore reducing position recognition to cases (a), (b), (c), and (d) of Table 38. D6D SRC register in 6D positions.

AN5763 - Rev 4 page 52/147



## 5.5 Single-tap and double-tap recognition

The single-tap and double-tap recognition help to create a man-machine interface with little software loading. The device can be configured to output an interrupt signal on a dedicated pin when tapped in any direction.

If the sensor is exposed to a single input stimulus, it generates an interrupt signal on the interrupt pin INT1 and/or INT2. A more advanced feature allows the generation of an interrupt signal when a double input stimulus with programmable time between the two events is recognized, enabling a mouse button-like function.

The single-tap and double-tap recognition functions use the slope between two consecutive acceleration samples to detect the tap events. The slope data is calculated using the following formula:

$$slope(t_n) = [acc(t_n) - acc(t_{n-1})] / 2$$

This function can be fully programmed by the user in terms of expected amplitude and timing of the slope data by means of a dedicated set of registers.

Single and double-tap recognition work based on the selected output data rate. The recommended minimum accelerometer ODR for these functions is 480 Hz.

In order to enable the single-tap and double-tap recognition functions it is necessary to set the INTERRUPTS ENABLE bit in the FUNCTIONS ENABLE register to 1.

AN5763 - Rev 4 page 53/147



### 5.5.1 Single tap

If the device is configured for single-tap event detection, an interrupt is generated when the slope data of the selected axis exceeds the programmed threshold, and returns below it within the shock time window.

In the single-tap case, if the LIR bit of the TAP\_CFG0 register is set to 0, the interrupt is kept active for the duration of the quiet window. If the LIR bit is set to 1, the interrupt is kept active until the TAP\_SRC or ALL\_INT\_SRC register is read.

The SINGLE\_DOUBLE\_TAP bit of WAKE\_UP\_THS has to be set to 0 in order to enable single-tap recognition only.

In case (a) of Figure 15. Single-tap event recognition the single-tap event has been recognized, while in case (b) the tap has not been recognized because the slope data falls below the threshold after the shock time window has expired.




Figure 15. Single-tap event recognition

AN5763 - Rev 4 page 54/147



#### 5.5.2 Double tap

If the device is configured for double-tap event detection, an interrupt is generated when, after a first tap, a second tap is recognized. The recognition of the second tap occurs only if the event satisfies the rules defined by the shock, the quiet and the duration time windows.

In particular, after the first tap has been recognized, the second tap detection procedure is delayed for an interval defined by the quiet time. This means that after the first tap has been recognized, the second tap detection procedure starts only if the slope data exceeds the threshold after the quiet window but before the duration window has expired. In case (a) of Figure 16, a double-tap event has been correctly recognized, while in case (b) the interrupt has not been generated because the slope data exceeds the threshold after the window interval has expired.

Once the second tap detection procedure is initiated, the second tap is recognized with the same rule as the first: the slope data must return below the threshold before the shock window has expired.

It is important to appropriately define the quiet window to avoid unwanted taps due to spurious bouncing of the input signal.

In the double-tap case, if the LIR bit of the TAP\_CFG0 register is set to 0, the interrupt is kept active for the duration of the quiet window. If the LIR bit is set to 1, the interrupt is kept active until the TAP\_SRC or ALL\_INT\_SRC register is read.




Figure 16. Double-tap event recognition (LIR bit = 0)

AN5763 - Rev 4 page 55/147



### 5.5.3 Single-tap and double-tap recognition configuration

The device can be configured to output an interrupt signal when tapped (once or twice) in any direction: the TAP\_X\_EN, TAP\_Y\_EN and TAP\_Z\_EN bits of the TAP\_CFG0 register must be set to 1 to enable the tap recognition on the X, Y, Z directions, respectively. In addition, the INTERRUPTS\_ENABLE bit of the FUNCTIONS ENABLE register has to be set to 1.

Configurable parameters for tap recognition functionality are the tap thresholds (each axis has a dedicated threshold) and the shock, quiet, and duration time windows.

The TAP\_THS\_X\_[4:0] bits of the TAP\_CFG1 register, the TAP\_THS\_Y\_[4:0] bits of the TAP\_CFG2 register and the TAP\_THS\_Z\_[4:0] bits of the TAP\_THS\_6D register are used to select the unsigned threshold value used to detect the tap event on the respective axis. The value of 1 LSB of these 5 bits depends on the selected accelerometer full scale: 1 LSB =  $FS_XL / 2^5$ . The unsigned threshold is applied to both positive and negative slope data.

Both single-tap and double-tap recognition functions apply to only one axis. If more than one axis are enabled and they are over the respective threshold, the algorithm continues to evaluate only the axis with highest priority. The priority can be configured through the TAP\_PRIORITY\_[2:0] bits of TAP\_CFG1. The following table shows all the possible configurations.

TAP_PRIORITY_[2:0]	Maximum priority	Middle priority	Minimum priority
000	X	Y	Z
001	Υ	X	Z
010	X	Z	Y
011	Z	Υ	X
100	X	Y	Z
101	Υ	Z	X
110	Z	X	Y
111	Z	Y	X

Table 39. TAP\_PRIORITY\_[2:0] bits configuration

The shock time window defines the maximum duration of the overcoming threshold event: the acceleration must return below the threshold before the shock window has expired, otherwise the tap event is not detected. The SHOCK\_[1:0] bits of the TAP\_DUR register are used to set the shock time window value: the default value of these bits is 00 and corresponds to 4/ODR\_XL time, where ODR\_XL is the accelerometer output data rate. If the SHOCK [1:0] bits are set to a different value, 1 LSB corresponds to 8/ODR\_XL time.

In the double-tap case, the quiet time window defines the time after the first tap recognition in which there must not be any overcoming threshold event. When latched mode is disabled (LIR bit of TAP\_CFG is set to 0), the quiet time also defines the length of the interrupt pulse (in both single and double-tap case). The QUIET\_[1:0] bits of the TAP\_DUR register are used to set the quiet time window value: the default value of these bits is 00 and corresponds to 2/ODR\_XL time, where ODR\_XL is the accelerometer output data rate. If the QUIET\_[1:0] bits are set to a different value, 1 LSB corresponds to 4/ODR\_XL time.

In the double-tap case, the duration time window defines the maximum time between two consecutive detected taps. The duration time period starts just after the completion of the quiet time of the first tap. The DUR\_[3:0] bits of the TAP\_DUR register are used to set the duration time window value: the default value of these bits is 0000 and corresponds to 16/ODR\_XL time, where ODR\_XL is the accelerometer output data rate. If the DUR\_[3:0] bits are set to a different value, 1 LSB corresponds to 32/ODR\_XL time.

Figure 17. Single and double-tap recognition (LIR bit = 0) illustrates a single-tap event (a) and a double-tap event (b). These interrupt signals can be driven to the two interrupt pins by setting the INT1\_SINGLE\_TAP bit of the MD1\_CFG register or the INT2\_SINGLE\_TAP bit of the MD2\_CFG register to 1 for the single-tap case, and setting the INT1\_DOUBLE\_TAP bit of the MD1\_CFG register or the INT2\_DOUBLE\_TAP bit of the MD2\_CFG register to 1 for the double-tap case.

AN5763 - Rev 4 page 56/147




Figure 17. Single and double-tap recognition (LIR bit = 0)

Tap interrupt signals can also be checked by reading the TAP\_SRC register, described in the following table.

Table 40. TAP\_SRC register

b7	b6	b5	b4	b3	b2	b1	b0
0	TAP_IA	SINGLE _TAP	DOUBLE _TAP	TAP_ SIGN	X_TAP	Y_TAP	Z_TAP

- TAP IA is set high when a single-tap or double-tap event has been detected.
- SINGLE\_TAP is set high when a single tap has been detected.
- DOUBLE\_TAP is set high when a double tap has been detected.
- TAP\_SIGN indicates the acceleration sign when the tap event is detected. It is set low in case of positive sign and it is set high in case of negative sign.
- X TAP (Y TAP, Z TAP) is set high when the tap event has been detected on the X (Y, Z) axis.

Single and double-tap recognition works independently. Setting the SINGLE\_DOUBLE\_TAP bit of the WAKE\_UP\_THS register to 0, only the single-tap recognition is enabled: double-tap recognition is disabled and cannot be detected. When the SINGLE\_DOUBLE\_TAP is set to 1, both single and double-tap recognition are enabled.

If latched mode is enabled and the interrupt signal is driven to the interrupt pins, the value assigned to SINGLE\_DOUBLE\_TAP also affects the behavior of the interrupt signal. When it is set to 0, the latched mode is applied to the single-tap interrupt signal; when it is set to 1, the latched mode is applied to the double-tap interrupt signal only. The latched interrupt signal is kept active until the TAP\_SRC or ALL\_INT\_SRC register is read. The TAP\_SIGN, X\_TAP, Y\_TAP, Z\_TAP bits are maintained at the state in which the interrupt was generated until the read is performed. In case the TAP\_SIGN, X\_TAP, Y\_TAP, Z\_TAP bits have to be evaluated (in addition to the TAP\_IA bit), it is recommended to directly read the TAP\_SRC register (do not use ALL\_INT\_SRC register for this specific case). If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

AN5763 - Rev 4 page 57/147



### 5.5.4 Single-tap example

A basic software routine for single-tap detection is given below.

Write 02h to TAP\_CFG0 1. // Enable tap detection on Z-axis Write 00h to TAP\_CFG1 2. // Set X-axis threshold and axes priority 3 Write 00h to TAP CFG2 // Set Y-axis threshold Write 02h to TAP\_THS\_6D 4. // Set Z-axis threshold 5. Write 06h to TAP\_DUR // Set quiet and shock time windows 6. Write 00h to WAKE UP THS // Only single-tap enabled (SINGLE DOUBLE TAP = 0) 7. Write 80h to FUNCTIONS\_ENABLE // Enable hardware functions 8. Write 40h to MD1\_CFG // Single-tap interrupt driven to INT1 pin 9. Write 02h to CTRL8 // FS\_XL = ±8 g 10. Write 08h to CTRL1 // Turn on the accelerometer (480 Hz)

In this example the TAP\_THS\_Z\_[4:0] bits are set to 00010, therefore the tap threshold for the Z-axis is 500 mg (=  $2 * FS \times L / 2^5$ ).

The SHOCK field of the TAP\_DUR register is set to 10. An interrupt is generated when the slope data exceeds the programmed threshold, and returns below it within 33.3 ms (= 2 \* 8 / ODR\_XL) corresponding to the shock time window.

The QUIET field of the TAP\_DUR register is set to 01. Since latched mode is disabled, the interrupt is kept high for the duration of the quiet window, therefore 8.3 ms (= 1 \* 4 / ODR\_XL).

#### 5.5.5 Double-tap example

A basic software routine for double-tap detection is given below.

1.	Write 02h to TAP_CFG0	// Enable tap detection on Z-axis
2.	Write 00h to TAP_CFG1	// Set X-axis threshold and axes priority
3.	Write 00h to TAP_CFG2	// Set Y-axis threshold
4.	Write 03h to TAP_THS_6D	// Set Z-axis threshold
5.	Write 7Fh to TAP_DUR	// Set quiet and shock time windows
6.	Write 80h to WAKE_UP_THS	// Single-tap and double-tap enabled (SINGLE_DOUBLE_TAP = 1)
7.	Write 80h to FUNCTIONS_ENABLE	// Enable hardware functions
8.	Write 08h to MD1_CFG	// Single-tap interrupt driven to INT1 pin
9.	Write 02h to CTRL8	// FS_XL = ±8 g
10.	Write 08h to CTRL1	// Turn on the accelerometer (480 Hz)

In this example the TAP\_THS\_Z\_[4:0] bits are set to 00011, therefore the tap threshold is 750 mg (3 \* FS\_XL /  $2^5$ ).

For interrupt generation, during the first and the second tap the slope data must return below the threshold before the shock window has expired. The SHOCK field of the TAP\_DUR register is set to 11, therefore the shock time is 50 ms (= 3 \* 8 / ODR\_XL).

For interrupt generation, after the first tap recognition there must not be any slope data overthreshold during the quiet time window. Furthermore, since latched mode is disabled, the interrupt is kept high for the duration of the quiet window. The QUIET field of the TAP\_DUR register is set to 11, therefore the quiet time is 25 ms (= 3 \* 4 / ODR XL).

For the maximum time between two consecutive detected taps, the DUR field of the TAP\_DUR register is set to 0111, therefore the duration time is 533.3 ms (= 8 \* 32 / ODR XL).

AN5763 - Rev 4 page 58/147



# 5.6 Activity/inactivity and motion/stationary recognition

The working principle of activity/inactivity and motion/stationary embedded functions is similar to wake-up. If no movement condition is detected for a programmable time, an inactivity/stationary condition event is generated. Otherwise, when the accelerometer data exceed the configurable threshold, an activity/motion condition event is generated.

The activity/inactivity recognition function allows reducing system power consumption and developing new smart applications.

When the activity/inactivity recognition function is activated, the device is able to automatically switch the accelerometer power mode to low-power mode 1 and change the sampling rate to a configurable low ODR (available selectable ODRs are 1.875 Hz, 15 Hz, 30 Hz, 60 Hz) when the inactivity state is detected, while it is able to automatically switch back to the power mode and sampling rate selected through the OP\_MODE\_XL\_[2:0] bits and ODR XL [3:0] bits of the CTRL1 register when the activity state is detected.

The target accelerometer ODR for the inactivity state can be selected through the XL\_INACT\_ODR\_[1:0] bits of the INACTIVITY\_DUR register, with the values indicated in the table below.

XL_INACT_ODR_[1:0]	ODR [Hz]
00	1.875
01	15
10	30
11	60

Table 41. Target accelerometer ODR configuration for inactivity event

This feature can be extended to the gyroscope, with three possible options:

- Gyroscope configurations do not change.
- Gyroscope enters in sleep mode.
- Gyroscope enters in power-down mode.

With this feature the system may be efficiently switched from low-power consumption to full performance and vice versa depending on user-selectable acceleration events, thus ensuring power saving and flexibility.

The activity/inactivity recognition function is enabled by setting the INTERRUPTS\_ENABLE bit to 1 and configuring the INACT\_EN\_[1:0] bits of the FUNCTIONS\_ENABLE register. If the INACT\_EN\_[1:0] bits of the FUNCTIONS\_ENABLE register are equal to 00, the motion/stationary embedded function is enabled. Possible configurations of the inactivity event are summarized in the following table.

INACT_EN[1:0]	Accelerometer	Gyroscope
00	Inactivity event disabled	Inactivity event disabled
01	Accelerometer ODR set with XL_INACT_ODR_[1:0] bits (low-power mode 1)	Gyroscope configuration unchanged
10	Accelerometer ODR set with XL_INACT_ODR_[1:0] bits (low-power mode 1)	Gyroscope in sleep mode
11	Accelerometer ODR set with XL_INACT_ODR_[1:0] bits (low-power mode 1)	Gyroscope in power-down mode

Table 42. Inactivity event configuration

The activity/inactivity and motion/stationary recognition functions can be implemented using either the slope filter (see Section 3.6.1: Accelerometer slope filter for more details) or the high-pass digital filter, as illustrated in Figure 3. Accelerometer filtering chain (UI path). The filter to be applied can be selected using the SLOPE\_FDS bit of the TAP\_CFG0 register. If this bit is set to 0 (default value), the slope filter is used; if it is set to 1, the high-pass digital filter is used.

This function can be fully programmed by the user in terms of the expected amplitude and timing of the filtered data by means of a dedicated set of registers (Figure 18. Activity/inactivity recognition (using the slope filter)).

The unsigned threshold value is defined using the INACT\_THS\_[5:0] bits of the INACTIVITY\_THS register. The value of 1 LSB of these 6 bits depends on the value of the WU\_INACT\_THS\_W\_[2:0] bits of the INACTIVITY\_DUR register as shown in the following table.

AN5763 - Rev 4 page 59/147



Table 43. Activity/inactivity	threshold resolution
-------------------------------	----------------------

WU_INACT_THS_W_[2:0]	1 LSB resolution
000	7.8125 mg
001	15.625 mg
010	31.25 mg
111	62.5 mg
100	125 mg
101	250 mg
110	250 mg
111	250 mg

The threshold is applied to both positive and negative filtered data.

When a certain number of consecutive X, Y, Z filtered data is smaller than the configured threshold, the OP\_MODE\_XL\_[2:0] and the ODR\_XL\_[3:0] bits of the CTRL1 register are bypassed (inactivity) and the accelerometer is internally set in low-power mode 1 at the sampling rate configured through the XL\_INACT\_ODR\_[1:0] bits of the INACTIVITY\_DUR register, although the content of the CTRL1 register is left untouched. The gyroscope behavior varies according to the configuration of the INACT\_EN\_[1:0] bits of the FUNCTIONS\_ENABLE register. The duration of the inactivity state to be recognized is defined by the SLEEP\_DUR\_[3:0] bits of the WAKE\_UP\_DUR register: 1 LSB corresponds to 514 / ODR\_XL time, where ODR\_XL is the accelerometer output data rate. If the SLEEP\_DUR\_[3:0] bits are set to 0000, the duration of the inactivity state to be recognized is equal to 18 / ODR\_XL time.

When the inactivity state is detected, the interrupt is set high for 1/ODR\_XL[s] period then it is automatically deasserted.

When filtered data on one axis becomes bigger than the threshold for a configurable time, the CTRL1 register settings are immediately restored (activity) and the gyroscope is restored to the previous state. The duration of the activity state to be recognized is defined by the INACT\_DUR\_[1:0] bits of the INACTIVITY\_DUR register. 1 LSB corresponds to 1 / ODR XL time, where ODR XL is the accelerometer output data rate.

When the activity state is detected, the interrupt is set high for 1 / ODR\_XL[s] period then it is automatically deasserted.

Once the activity/inactivity detection function is enabled, the activity/inactivity event can be driven to the two interrupt pins by setting the INT1\_SLEEP\_CHANGE bit of the MD1\_CFG register or the INT2\_SLEEP\_CHANGE bit of the MD2\_CFG register to 1. The activity/inactivity event can also be checked by reading the SLEEP\_CHANGE\_IA bit of the WAKE\_UP\_SRC or ALL\_INT\_SRC register.

The SLEEP\_CHANGE\_IA bit is by default in pulsed mode. Latched mode can be selected by setting the LIR bit of the TAP\_CFG0 register to 1 and the INT1\_SLEEP\_CHANGE of the MD1\_CFG register or INT2\_SLEEP\_CHANGE of the MD2\_CFG register to 1. The SLEEP\_STATE bit of the WAKE\_UP\_SRC register is not affected by the LIR configuration. It corresponds to the current state of the device when the WAKE\_UP\_SRC register is read.

Note: If LIR = 1, it is recommended to set INACT\_DUR  $\geq$  2.

By setting the SLEEP\_STATUS\_ON\_INT bit of the INACTIVITY\_DUR register to 1, the signal routed to the INT1 or INT2 pins is configured to be the activity/inactivity state (SLEEP\_STATE bit of WAKE\_UP\_SRC register) instead of the sleep-change signal. It goes high during inactivity state and it goes low during activity state. Latched mode is not supported in this configuration.

AN5763 - Rev 4 page 60/147




Figure 18. Activity/inactivity recognition (using the slope filter)

A basic software routine for activity/inactivity detection is as follows:

1.	Write 83h to FUNCTIONS_ENABLE	// Enable interrupt functions
		// Set gyroscope to power-down mode when in inactivity state
2.	Write 34h to INACTIVITY_DUR	// Set threshold resolution to 62.5 mg
		// Set accelerometer inactivity ODR to 15 Hz
		// Set activity duration
3.	Write 01h to INACTIVITY_THS	// Set threshold to 000001
4.	Write 05h to WAKE_UP_DUR	// Set the sleep duration to 0101
5.	Write 80h to MD1_CFG	// Activity/inactivity interrupt driven to INT1 pin
6.	Write 04h to CTRL6	// Set gyroscope FS = ±2000 dps
7.	Write 02h to CTRL8	// Set accelerometer FS = $\pm 8 g$
8.	Write 08h to CTRL1	// Turn on the accelerometer (ODR = 480 Hz)
9.	Write 08h to CTRL2	// Turn on the gyroscope (ODR = 480 Hz)

In this example, the INACT\_THS\_[5:0] bits field of the INACTIVITY\_THS register is set to 000001 and the resolution of 1 LSB is set to 62.5 mg (WU\_INACT\_THS\_W\_[2:0] bits of INACTIVITY\_DUR register are set to 011), therefore the activity/inactivity threshold is 62.5 mg.

Before inactivity detection, the X, Y, Z slope data must be smaller than the configured threshold for a period of time defined by the SLEEP\_DUR field of the WAKE\_UP\_DUR register: this field is set to 0101, corresponding to 5.35 s (= 5 \* 514 / ODR\_XL). After this period of time has elapsed, the accelerometer ODR is internally set to 15 Hz (XL\_INACT\_ODR\_[1:0] = 01) and the gyroscope is internally set to power-down mode.

The activity state is detected and the CTRL1 register settings are immediately restored and the gyroscope is turned on as soon as the slope data of (at least) one axis is bigger than the threshold for one sample, since the INACT\_DUR\_[1:0] bits of the INACTIVITY\_DUR register are configured to 00.

#### 5.6.1 Stationary/motion detection

Stationary/motion detection is a particular case of the activity/inactivity functionality in which no ODR / power mode changes occur when a sleep condition (equivalent to stationary condition) is detected. Stationary/motion detection is activated by setting the INACT\_EN\_[1:0] bits of the FUNCTIONS\_ENABLE register to 00.

AN5763 - Rev 4 page 61/147



#### 5.7 Boot status

After the device is powered up, it performs a 10 ms (maximum) boot procedure to load the trimming parameters. After the boot is completed, both the accelerometer and the gyroscope are automatically configured in power-down mode. During the boot time the registers are not accessible.

Note:

If it is required to force a boot by removing and resupplying the Vdd and the time between removing and resupplying the Vdd is less than 20 ms, then the maximum boot time increases to 30 ms.

After power-up, the trimming parameters can be reloaded by setting the BOOT bit of the CTRL3 register to 1. In this case, it is mandatory to wait 30 ms for the completion of the reboot internal procedure. The BOOT bit of the CTRL3 register automatically returns to 0.

If the reset to the default value of the control registers is required, it can be performed by setting the SW\_RESET bit of the CTRL3 register to 1. When this bit is set to 1, the following registers are reset to their default value:

- FUNC CFG ACCESS (01h)
- ODR TRIG CFG (06h) through ALL INT SRC (1Dh)
- TIMESTAMP0 (40h) through TIMESTAMP3 (43h)
- WAKE UP SRC (45h) through D6D SRC (47h)
- FUNCTIONS\_ENABLE (50h) through UI\_HANDSHAKE\_CTRL (64h)
- CTRL EIS (6Bh) through Z OFS USR (75h)
- FIFO\_DATA\_OUT\_TAG (78h)

The software reset procedure takes a maximum of 150  $\mu$ s. The status of reset is signaled by the status of the SW\_RESET bit of the CTRL3 register. Once the reset is completed, this bit is automatically set low.

The reboot flow is as follows:

- 1. Set both the accelerometer and gyroscope in power-down mode.
- 2. Set the BOOT bit of the CTRL3 register to 1.
- 3. Wait 30 ms.

The software reset flow is as follows:

- 1. Set both the accelerometer and gyroscope in power-down mode.
- 2. Set the SW RESET bit of the CTRL3 register to 1.
- 3. Monitor the software reset status. There are two possibilities:
  - a. Wait 150 µs.
  - b. Poll the SW\_RESET bit of the CTRL3 register until it returns to 0.

In order to avoid conflicts, the reboot and the software reset must not be executed at the same time (do not set to 1 at the same time both the BOOT bit and the SW\_RESET bit of CTRL3 register). The above flows must be performed serially.

If a complete reset (including the boot, software reset, and a reset of the embedded functions and internal filters) is required, it can be performed by setting the SW\_POR bit of the FUNC\_CFG\_ACCESS register. When this bit is set to 1, the device triggers a complete reset of the device, analogous to a power-on-reset. In this case, it is mandatory to wait 30 ms for the completion of device reset. The SW\_POR bit of the FUNC\_CFG\_ACCESS register automatically returns to 0. The complete reset flow is as follows:

- 1. Set the SW\_POR bit of the FUNC\_CFG\_ACCESS register to 1.
- 2. Wait 30 ms.

AN5763 - Rev 4 page 62/147



### 6 Embedded functions

The device implements in the hardware many embedded functions. Specific IP blocks with negligible power consumption and high-level performance implement the following functions:

- Pedometer functions (step detector and step counter)
- Significant motion
- Relative tilt
- Timestamp
- Sensor fusion functions (game rotation vector, gravity vector, gyroscope bias)

### 6.1 Pedometer functions: step detector and step counter

A specific IP block is dedicated to pedometer functions: the step detector and the step counter.

Pedometer functions work at 30 Hz and are based on the accelerometer sensor only. Consequently, the accelerometer ODR must be set at a value of 30 Hz or higher when using them.

In order to enable the pedometer functions, it is necessary to set the PEDO\_EN bit of the EMB\_FUNC\_EN\_A embedded functions register to 1. The algorithm internal state can be reinitialized by asserting the STEP\_DET\_INIT bit of the EMB\_FUNC\_INIT\_A embedded functions register.

The step counter indicates the number of steps detected by the step detector algorithm after the pedometer function has been enabled. The step count is given by the concatenation of the STEP\_COUNTER\_H and STEP\_COUNTER\_L embedded functions registers and it is represented as a 16-bit unsigned number.

The step count is not reset to zero when the accelerometer is configured in power-down or the pedometer is disabled or reinitialized. It can be reset to zero by setting the PEDO\_RST\_STEP bit of the EMB\_FUNC\_SRC register to 1. After the counter resets, the PEDO\_RST\_STEP bit is automatically set back to 0.

The step detector functionality generates an interrupt every time a step is recognized. In the case of interspersed step sessions, 10 consecutive steps (debounce steps) have to be detected before the first interrupt generation in order to avoid false step detections (debounce functionality).

The number of debounce steps can be modified through the DEB\_STEP[7:0] bits of the PEDO\_DEB\_STEPS\_CONF register in the embedded advanced features registers: basically, it corresponds to the minimum number of steps to be detected before the first step counter increment. 1 LSB of this field corresponds to 1 step, the default value is 10 steps. The debounce functionality restarts after around 1 s of device inactivity.

An additional false-positive rejection (FPR) block can be enabled to perform the real-time recognition of the walking activity (including running) based on statistical data and to inhibit the step counter if no walking activity is detected. It can be activated as follows:

- Set the FP REJECTION EN bit of the PEDO CMD REG embedded advanced features register to 1.
- Set either the MLC\_EN bit of the EMB\_FUNC\_EN\_B or the MLC\_BEFORE\_FSM\_EN bit of the EMB\_FUNC\_EN\_A to 1.

In the LSM6DSV16X device, the FPR block can be customized by the user. In this case, the MLC must be programmed in order to use the first decision tree for the recognition of two classes: no walk (class with code 0x04) and walk (class with code 0x08). In detail, the step counter is inhibited if the following group of classes is detected by the MLC:

- Classes with code 0x4 through 0x7
- Classes with code 0xC through 0xE

STMicroelectronics provides the tools to generate specific pedometer configurations starting from a set of datalogs with a reference number of steps (Unico GUI on st.com).

AN5763 - Rev 4 page 63/147



The EMB\_FUNC\_SRC embedded functions register contains some read-only bits related to the pedometer function state.

Table 44. EMB\_FUNC\_SRC embedded functions register

b7	b6	b5	b4	b3	b2	b1	b0
PEDO_RST _STEP	0	STEP_ DETECTED	STEP_COUNT _DELTA_IA	STEP_ OVERFLOW	STEPCOUNTER _BIT_SET	0	0

- PEDO\_RST\_STEP: pedometer step counter reset. It can be set to 1 to reset the number of steps counted. It is automatically set back to 0 after the counter reset.
- STEP\_DETECTED: step detector event status. It signals a step detection (after the debounce).
- STEP\_COUNT\_DELTA\_IA: instead of generating an interrupt signal every time a step is recognized, it is possible to generate it if at least one step is detected within a certain time period, defined by setting a value different from 00h in the PEDO\_SC\_DELTAT\_H and PEDO\_SC\_DELTAT\_L embedded advanced features (page 1) registers. It is necessary to set the TIMESTAMP\_EN bit of the FUNCTIONS\_ENABLE register to 1 (to enable the timer). The time period is given by the concatenation of PEDO\_SC\_DELTAT\_H and PEDO\_SC\_DELTAT\_L and it is represented as a 16-bit unsigned value with a resolution of 5.6 ms. STEP\_COUNT\_DELTA\_IA goes high (at the end of each time period) if at least one step is counted (after the debounce) within the programmed time period. If the time period is not programmed (PEDO\_SC\_DELTAT = 0), this bit is kept to 0.
- STEP OVERFLOW: overflow signal that goes high when the step counter value reaches 2<sup>16</sup>.
- STEPCOUNTER\_BIT\_SET: step counter event status. It signals an increase in the step counter (after the debounce). If a timer period is programmed in the PEDO\_SC\_DELTAT\_H and PEDO\_SC\_DELTAT\_L embedded advanced features (page 1) registers, this bit is kept to 0.

The step detection interrupt signal can also be checked by reading the IS\_STEP\_DET bit of the EMB\_FUNC\_STATUS embedded functions register or the IS\_STEP\_DET bit of the EMB\_FUNC\_STATUS\_MAINPAGE register.

The IS\_STEP\_DET bit can have different behaviors, as summarized in the table below, depending on the value of the PEDO\_SC\_DELTAT field (concatenation of PEDO\_SC\_DELTAT\_H and PEDO\_SC\_DELTAT\_L embedded advanced features registers) and the CARRY\_COUNT\_EN bit in the PEDO\_CMD\_REG embedded advanced features register.

Table 45. IS\_STEP\_DET configuration

PEDO_SC_DELTAT	CARRY_COUNT_EN	IS_STEP_DET
PEDO_SC_DELTAT = 0	0	STEPCOUNTER_BIT_SET
PEDO_SC_DELTAT > 0	0	STEP_COUNT_DELTA_IA
PEDO_SC_DELTAT ≥ 0	1	STEP_OVERFLOW

The IS\_STEP\_DET interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the INT1\_STEP\_DETECTOR/INT2\_STEP\_DETECTOR bit of the EMB\_FUNC\_INT1/EMB\_FUNC\_INT2 register to 1. In this case it is mandatory to also enable routing the embedded functions event to the INT1/INT2 interrupt pin by setting the INT1\_EMB\_FUNC/INT2\_EMB\_FUNC bit of the MD1\_CFG/MD2\_CFG\_register.

The behavior of the interrupt signal is pulsed by default. The duration of the pulse is equal to 1 / MAX\_RATE seconds, where MAX\_RATE denotes the maximum rate of the enabled embedded functions. If only the pedometer function is enabled, the duration of the pulse is then equal to 1 / 30 seconds. Latched mode can be enabled by setting the EMB\_FUNC\_LIR bit of the PAGE\_RW embedded functions register to 1. In this case, the interrupt signal is reset by reading the IS\_STEP\_DET bit of the EMB\_FUNC\_STATUS embedded functions register or the IS\_STEP\_DET bit of the EMB\_FUNC\_STATUS MAINPAGE register.

The step counter can be batched in FIFO (see Section 9: First-in, first out (FIFO) buffer for details).

AN5763 - Rev 4 page 64/147



A basic software routine that shows how to enable step counter detection is as follows:

1. Write 80h to FUNC\_CFG\_ACCESS // Enable access to embedded functions registers

2. Write 40h to PAGE\_RW // Select write operation mode

3. Write 11h to PAGE\_SEL // Select page 1

4. Write 83h to PAGE\_ADDR // Set embedded advanced features register to be written (PEDO\_CMD\_REG)

5. Write 04h to PAGE\_VALUE // Enable false-positive rejection block link with pedometer

(FP\_REJECTION\_EN = 1)

6. Write 00h to PAGE\_RW // Write operation mode disabled

7. Write 08h to EMB\_FUNC\_EN\_A // Enable pedometer

8. Write 10h to EMB\_FUNC\_EN\_B // Enable false-positive rejection block (MLC\_EN = 1)

9. Write 08h to EMB\_FUNC\_INT1 // Step detection interrupt driven to INT1 pin

10. Write 00h to FUNC\_CFG\_ACCESS // Disable access to embedded functions registers
11. Write 02h to MD1\_CFG // Enable routing the embedded functions interrupt

12. Write 02h to CTRL8 // FS\_XL =  $\pm 8 g$ 

13. Write 04h to CTRL1 // Turn on the accelerometer (ODR\_XL = 30 Hz)

AN5763 - Rev 4 page 65/147



## 6.2 Significant motion

The significant motion function generates an interrupt when a 'significant motion', that could be due to a change in user location, is detected. In the device, this function has been implemented in hardware using only the accelerometer.

The significant motion functionality can be used in location-based applications in order to receive a notification indicating when the user is changing location.

The significant motion function works at 30 Hz, so the accelerometer ODR must be set at a value of 30 Hz or higher. It generates an interrupt when the difference between the number of steps counted from its initialization/reset is higher than 10 steps. After an interrupt generation, the algorithm internal state is reset.

In order to enable significant motion detection it is necessary to set the SIGN\_MOTION\_EN bit of the EMB\_FUNC\_EN\_A embedded functions register to 1. The algorithm can be reinitialized by asserting the SIG\_MOT\_INIT bit of the EMB\_FUNC\_INIT\_A embedded functions register.

Note: The significant motion feature automatically enables the internal step counter algorithm.

The significant motion interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the INT1\_SIG\_MOT/INT2\_SIG\_MOT bit of the EMB\_FUNC\_INT1/EMB\_FUNC\_INT2 register to 1. In this case it is mandatory to also enable routing the embedded functions event to the INT1/INT2 interrupt pin by setting the INT1\_EMB\_FUNC/INT2\_EMB\_FUNC bit of the MD1\_CFG/MD2\_CFG register.

The significant motion interrupt signal can also be checked by reading the IS\_SIGMOT bit of the EMB\_FUNC\_STATUS embedded functions register or the IS\_SIGMOT bit of the EMB\_FUNC\_STATUS\_MAINPAGE register.

The behavior of the significant motion interrupt signal is pulsed by default. The duration of the pulse is equal to 1 / MAX\_RATE seconds, where MAX\_RATE denotes the maximum rate of the enabled embedded functions. If only the significant motion function is enabled, the duration of the pulse is then equal to 1 / 30 seconds. Latched mode can be enabled by setting the EMB\_FUNC\_LIR bit of the PAGE\_RW embedded functions register to 1. In this case, the interrupt signal is reset by reading the IS\_SIGMOT bit of the EMB\_FUNC\_STATUS embedded functions register or the IS\_SIGMOT bit of the EMB\_FUNC\_STATUS MAINPAGE register.

A basic software routine that shows how to enable significant motion detection is as follows:

Write 80h to FUNC\_CFG\_ACCESS // Enable access to embedded functions registers 2 Write 20h to EMB\_FUNC\_EN\_A // Enable significant motion detection 3. Write 20h to EMB\_FUNC\_INT1 // Significant motion interrupt driven to INT1 pin 4. Write 80h to PAGE RW // Enable latched mode for embedded functions Write 00h to FUNC\_CFG\_ACCESS 5. // Disable access to embedded functions registers Write 02h to MD1 CFG // Enable routing the embedded functions interrupt 6. Write 04h to CTRL1 // Turn on the accelerometer // ODR\_XL = 30 Hz

AN5763 - Rev 4 page 66/147



### 6.3 Relative tilt

The tilt function allows detecting when an activity change occurs (for example, when a phone is in a front pocket and the user goes from sitting to standing or from standing to sitting). In the device it has been implemented in hardware using only the accelerometer.

The tilt function works at 30 Hz, so the accelerometer ODR must be set at a value of 30 Hz or higher.

In order to enable the relative tilt detection function it is necessary to set the TILT\_EN bit of the EMB\_FUNC\_EN\_A embedded functions register to 1. The algorithm can be reinitialized by asserting the TILT\_INIT bit of the EMB\_FUNC\_INIT\_A embedded functions register.

If the device is configured for tilt event detection, an interrupt is generated when the device is tilted by an angle greater than 35 degrees from the start position. The start position is defined as the position of the device when the tilt detection is enabled/reinitialized or the position of the device when the last tilt interrupt was generated.

After this function is enabled or reinitialized, the tilt logic typically requires a 2-second settling time before being able to generate the first interrupt.

In the example shown in Figure 19. Tilt example tilt detection is enabled when the device orientation corresponds to "start position #0". The first interrupt is generated if the device is rotated by an angle greater than 35 degrees from the start position. After the first tilt detection interrupt is generated, the new start position (#1) corresponds to the position of the device when the previous interrupt was generated (final position #0), and the next interrupt signal is generated as soon as the device is tilted by an angle greater than 35 degrees, entering the blue zone surrounding the start position #1.




Figure 19. Tilt example

The tilt interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the INT1\_TILT/INT2\_TILT bit of the EMB\_FUNC\_INT1/EMB\_FUNC\_INT2 register to 1. In this case it is mandatory to also enable routing the embedded functions event to the INT1/INT2 interrupt pin by setting the INT1\_EMB\_FUNC/INT2\_EMB\_FUNC bit of MD1\_CFG/MD2\_CFG register.

The tilt interrupt signal can also be checked by reading the IS\_TILT bit of the EMB\_FUNC\_STATUS embedded functions register or the IS\_TILT bit of the EMB\_FUNC\_STATUS\_MAINPAGE register.

The behavior of the tilt interrupt signal is pulsed by default. The duration of the pulse is equal to 1 / MAX\_RATE seconds, where MAX\_RATE denotes the maximum rate of the enabled embedded functions. If only the tilt function is enabled, the duration of the pulse is then equal to 1 / 30 seconds. Latched mode can be enabled by setting the EMB\_FUNC\_LIR bit of the PAGE\_RW embedded functions register to 1. In this case, the interrupt signal is reset by reading the IS\_TILT bit of the EMB\_FUNC\_STATUS embedded functions register or the IS\_TILT bit of the EMB\_FUNC\_STATUS MAINPAGE register.

AN5763 - Rev 4 page 67/147



#### Hereafter a basic software routine that shows how to enable the tilt detection function:

1	Write 80h to FUNC	CEG ACCESS	// Enable access to embedded fu
	WILL GOLL TO LOTAC	OI O ACCESS	II LIIADIE ACCESS IO EIIIDEUGEG IO

- Write 10h to EMB\_FUNC\_EN\_A 2.
- 3. Write 10h to EMB\_FUNC\_INT1
- Write 80h to PAGE\_RW 4.
- Write 00h to FUNC\_CFG\_ACCESS 5.
- 6. Write 02h to MD1\_CFG
- Write 04h to CTRL1

- functions registers
- // Enable tilt detection
- // Tilt interrupt driven to INT1 pin
- // Enable latched mode for embedded functions
- // Disable access to embedded functions registers
- // Enable routing the embedded functions interrupt
- // Turn on the accelerometer
- // ODR\_XL = 30 Hz

AN5763 - Rev 4 page 68/147



### 6.4 Timestamp

Together with sensor data the device can provide timestamp information.

To enable this functionality the TIMESTAMP\_EN bit of the FUNCTIONS\_ENABLE register has to be set to 1. The time step count is given by the concatenation of the TIMESTAMP3 & TIMESTAMP2 & TIMESTAMP1 & TIMESTAMP0 registers and is represented as a 32-bit unsigned number.

The nominal timestamp resolution is 21.7 µs. It is possible to get the actual timestamp resolution value through the FREQ\_FINE\_[7:0] bits of the INTERNAL\_FREQ\_FINE register, which contains the difference in percentage of the actual ODR (and timestamp rate) with respect to the nominal value.

$$t_{actual}[s] = \frac{1}{46080 \cdot (1 + 0.0013 \cdot FREQ\_FINE)}$$

Similarly, it is possible to get the actual output data rate by using the following formula:

$$ODR_{actual}[Hz] = \frac{7680 \cdot (1 + 0.0013 \cdot FREQ\_FINE)}{ODR_{coeff}}$$

where the ODR<sub>coeff</sub> values are indicated in the table below.

Selected ODR [Hz] **ODRcoeff** 1024 7.5 15 512 30 256 60 128 120 64 240 32 480 16 960 8 1920 4 3840 2 7680 1

Table 46. ODR<sub>coeff</sub> values

If both the accelerometer and the gyroscope are in power-down mode, the timestamp counter does not work and the timestamp value is frozen at the last value.

When the maximum value 4294967295 LSB (equal to FFFFFFFh) is reached corresponding to approximately 26 hours, the counter is automatically reset to 00000000h and continues to count. The timer count can be reset to zero at any time by writing the reset value AAh in the TIMESTAMP2 register. The reset procedure can be performed only if the accelerometer and/or gyroscope are in any active operating mode. After the reset value has been written to the register, at least 400 µs must elapse before performing any other write transaction.

The TIMESTAMP\_ENDCOUNT bit of the ALL\_INT\_SRC goes high 5.6 ms before the occurrence of a timestamp overrun condition. This flag is reset when the ALL\_INT\_SRC register is read. It is also possible to route this signal to the INT2 pin (65  $\mu$ s duration pulse) by setting the INT2\_TIMESTAMP bit of MD2\_CFG to 1.

The timestamp can be batched in FIFO (see Section 9: First-in, first out (FIFO) buffer for details).

AN5763 - Rev 4 page 69/147



### 6.5 Sensor fusion functions

A dedicated sensor fusion block SFLP (sensor fusion low power) is available for generating the following data based on the accelerometer and gyroscope data processing:

- · Game rotation vector, which provides a quaternion representing the attitude of the device
- · Gravity vector, which provides a three-dimensional vector representing the direction of gravity
- · Gyroscope bias, which provides a three-dimensional vector representing the gyroscope bias

The SFLP block is enabled by setting the SFLP\_GAME\_EN bit to 1 of the EMB\_FUNC\_EN\_A embedded functions register.

The SFLP block can be reinitialized by setting the SFLP\_GAME\_INIT bit to 1 of the EMB\_FUNC\_INIT\_A embedded functions register.

The SFLP block works at a configurable output data rate (which must be equal to or less than the selected output data rates of the accelerometer and gyroscope) through the SFLP\_GAME\_ODR\_[2:0] field of the SFLP\_ODR embedded functions register according to the following values:

- 000: 15 Hz001: 30 Hz010: 60 Hz
- 011: 120 Hz (default)
- 100: 240 Hz101: 480 Hz

SFLP-generated data can be read from the FIFO only, see Section 9: First-in, first out (FIFO) buffer for details. The typical supply current of the SFLP block is indicated in Table 47.

Table 47. SFLP supply current (@ Vdd = 1.8 V, T = 25°C)

SFLP ODR [Hz]	Supply current [µA]
15	3.5
30	7
60	14
120	28
240	56
480	112

AN5763 - Rev 4 page 70/147



### 6.5.1 Gyroscope bias initial value setting

The SFLP embeds a gyroscope bias calibration routine, which is automatically executed when the device is steady. In applications where a steady condition for the gyroscope bias calibration cannot be guaranteed, a specific flow is needed to set a previously computed bias in the SFLP block. This procedure forces a reset of the SFLP algorithm and must be implemented as follows:

- 1. Convert gbias in HFP format in [rad/s] and divide by the k factor according to Table 48.
- 2. Save the current sensor configuration (CTRL1 and CTRL2 registers) and set the high-performance mode (if both the accelerometer and gyroscope are in power-down mode, turn the accelerometer on and wait for the first valid sample).
- [optional] If the sensor hub is enabled, turn the I<sup>2</sup>C master off as indicated in Section 7.2.1: MASTER\_CONFIG (14h).
- 4. Disable the embedded functions (save the current values of the EMB\_FUNC\_EN\_A and EMB\_FUNC\_EN\_B registers and set them to 00h).
- 5. Wait until EMB\_FUNC\_ENDOP = 1.
- 6. Set the EMB FUNC DEBUG bit of the CTRL10 register to 1.
- 7. Set the SFLP GAME EN bit of the EMB FUNC EN A register to 1.
- 8. Read the current accelerometer output data and write it in the sensor hub registers from SENSOR\_HUB\_1 to SENSOR\_HUB\_9. Each axis must be written to the sensor hub registers as a 24-bit signed number in two's complement, left-shifted by the current accelerometer full-scale setting (FS\_XL = 00, do not shift; FS\_XL = 01, shift by one; FS\_XL = 10, shift by two; FS\_XL = 11, shift by three). The sensor hub registers from SENSOR\_HUB\_10 to SENSOR\_HUB\_18 must be set to 00h.
- 9. Wait 30 μs and then wait until EMB\_FUNC\_ENDOP = 1.
- 10. Write the gbias values computed at step #1 in the embedded advanced features page 0 registers from SFLP\_GAME\_GBIASX\_L to SFLP\_GAME\_GBIASZ\_H.
- 11. Reload the sensor configuration saved at steps #2 and #4 (do not set the SFLP\_GAME\_EN bit of the EMB\_FUNC\_EN\_A register back to 0).
- 12. Set the EMB\_FUNC\_DEBUG bit of the CTRL10 register to 0.
- 13. [optional] If the sensor hub is enabled, turn the I<sup>2</sup>C master on.

Table 48. k factor

SFLP game ODR [Hz]	k factor
15	0.04
30	0.02
60	0.01
120	0.005
240	0.0025
480	0.00125

AN5763 - Rev 4 page 71/147



# 6.6 Embedded functions additional configurations and monitoring

The device provides the possibility to enable some additional configurations if needed through the EMB\_FUNC\_CFG register.

It allows three additional features:

- EMB\_FUNC\_IRQ\_MASK\_XL\_SETTL bit can be set to 1 to enable the masking of the execution trigger of
  the embedded functions when accelerometer data are in the settling phase, in order to avoid the
  processing of accelerometer data during the settling phase.
- EMB\_FUNC\_IRQ\_MASK\_G\_SETTL bit can be set to 1 to enable the masking of the execution trigger of the embedded functions when gyroscope data are in the settling phase, in order to avoid the processing of gyroscope data during the settling phase.
- EMB\_FUNC\_DISABLE bit can be set to 1 to stop the execution trigger of the embedded functions. When
  this bit is set back to 0, all the initialization procedures are forced and the execution trigger is again
  enabled.

The device provides the capability to monitor the execution of the embedded functions through the EMB\_FUNC\_EXEC\_STATUS embedded functions register.

It contains the following information:

- Execution time overrun: this information is contained in the EMB\_FUNC\_EXEC\_OVR bit. It is asserted if the execution time of the enabled embedded functions exceeds the maximum time, that is, a new set of sensor data to be used as input is generated before the end of the embedded functions execution.
- Execution ongoing: this information is contained in the EMB\_FUNC\_ENDOP bit. When this bit is set to 1, no embedded function is running, while when this bit is set to 0, embedded functions are running. This information can be routed to the INT2 pin by setting the INT2\_EMB\_FUNC\_ENDOP bit of the INT2\_CTRL register.

AN5763 - Rev 4 page 72/147



### 7 Mode 2 - sensor hub mode

The hardware flexibility of the LSM6DSV16X allows connecting the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub. When sensor hub mode (mode 2) is enabled, both the primary I²C/MIPI I3C<sup>®</sup>/SPI (3- and 4-wire) slave interface and the I²C master interface for the connection of external sensors are available. Mode 2 connection mode is described in detail in the following paragraphs.

# 7.1 Sensor hub mode description

In sensor hub mode (mode 2) up to 4 external sensors can be connected to the I<sup>2</sup>C master interface of the device. The sensor hub trigger signal can be synchronized with the accelerometer/gyroscope data-ready signal (up to 480 Hz). In this configuration, the sensor hub ODR can be configured through the SHUB\_ODR\_[2:0] bits of the SLV0\_CONFIG register. Alternatively, an external signal connected to the INT2 pin can be used as the sensor hub trigger. In this second case, the maximum ODR supported for external sensors depends on the number of read / write operations that can be executed between two consecutive trigger signals.

On the sensor hub trigger signal, all the write and read I<sup>2</sup>C operations configured through the registers SLVx\_ADD, SLVx\_SUBADD, SLVx\_CONFIG and DATAWRITE\_SLV0 are performed sequentially from external sensor 0 to external sensor 3 (depending on the external sensors enabled through the AUX\_SENS\_ON[1:0] field in the MASTER CONFIG register).

External sensor data can also be stored in FIFO (see Section 9: First-in, first out (FIFO) buffer for details).

If both the accelerometer and the gyroscope are in power-down mode, the sensor hub does not work.

All external sensors have to be connected in parallel to the SDx/SCx pins of the device, as illustrated in Figure 20. External sensor connections in mode 2 for a single external sensor. External pull-up resistors and the external trigger signal connection are optional and depend on the configuration of the registers.

The SHUB\_PU\_EN bit of the IF\_CFG register can be used to enable or disable the internal pull-up on the I²C master line. When this bit is set to 0, the internal pull-up is disabled and the external pull-up resistors on the SDx/SCx pins are required, as shown in Figure 20. External sensor connections in mode 2. When this bit is set to 1, the internal pull-up is enabled (regardless of the configuration of the MASTER\_ON bit) and the external pull-up resistors on the SDx/SCx pins are not required.




Figure 20. External sensor connections in mode 2

AN5763 - Rev 4 page 73/147



### 7.2 Sensor hub mode registers

The sensor hub configuration registers and output registers are accessible when the bit SHUB\_REG\_ACCESS of the FUNC\_CFG\_ACCESS register is set to 1. After setting the SHUB\_REG\_ACCESS bit to 1, only sensor hub registers are available. In order to guarantee the correct register mapping for other operations, after the sensor hub configuration or output data reading, the SHUB\_REG\_ACCESS bit of the FUNC\_CFG\_ACCESS register must be set to 0.

The MASTER\_CONFIG register has to be used for the configuration of the I<sup>2</sup>C master interface.

A set of registers SLVx\_ADD, SLVx\_SUBADD, SLVx\_CONFIG is dedicated to the configuration of the 4 slave interfaces associated to the 4 connectable external sensors. An additional register, DATAWRITE\_SLV0, is associated to slave #0 only. It has to be used to implement the write operations.

Finally, 18 registers (from SENSOR\_HUB\_1 to SENSOR\_HUB\_18) are available to store the data read from the external sensors.

### 7.2.1 MASTER\_CONFIG (14h)

This register is used to configure the I<sup>2</sup>C master interface.

b7 b6 b5 b4 b3 b2 b1 b0 RST\_MASTER WRITE\_ START PASS\_THROUGH AUX\_ AUX\_ n MASTER ON ONCE CONFIG MODE SENS ON1 SENS ON0

Table 49. MASTER\_CONFIG register

- RST\_MASTER\_REGS bit is used to reset the I<sup>2</sup>C master interface, configuration and output registers. It
  must be manually asserted and de-asserted.
- WRITE\_ONCE bit is used to limit the write operations on slave 0 to only one occurrence (avoiding to repeat
  the same write operation multiple times). If this bit is not asserted, a write operation is triggered at each
  ODR.

Note: The WRITE ONCE bit must be set to 1 if slave 0 is used for read transactions.

- START\_CONFIG bit selects the sensor hub trigger signal.
  - When this bit is set to 0, the accelerometer/gyroscope sensor has to be active (not in power-down mode) and the sensor hub trigger signal is the accelerometer/gyroscope data-ready signal, with a frequency defined by the SHUB\_ODR\_[2:0] bits of the SLV0\_CONFIG register (up to 480 Hz).
  - When this bit is set to 1, at least one sensor between the accelerometer and the gyroscope has to be active and the sensor hub trigger signal is the INT2 pin. In fact, when both the MASTER\_ON bit and START\_CONFIG bit are set to 1, the INT2 pin is configured as an input signal. In this case, the INT2 pin has to be connected to the data-ready pin of the external sensor (Figure 20. External sensor connections in mode 2) in order to trigger the read/write operations on the external sensor registers. The sensor hub interrupt from INT2 polarity can be selected through the INT2\_IN\_LH bit of the CTRL4 register: if it is set to 0, the pin is active low, otherwise, it is active high.

Note:

In case of external trigger signal usage (START\_CONFIG=1), if the INT2 pin is connected to the data-ready pin of the external sensor (Figure 20. External sensor connections in mode 2) and the latter is in power-down mode, then no data-ready signal can be generated by the external sensor. For this reason, the initial configuration of the external sensor's register has to be performed using the internal trigger signal (START\_CONFIG=0). After the external sensor is activated and the data-ready signal is available, the external trigger signal can be used by switching the START\_CONFIG bit to 1.

PASS\_THROUGH\_MODE bit is used to enable/disable the I<sup>2</sup>C interface pass-through. When this bit is set
to 1, the main I<sup>2</sup>C line (for example, connected to an external microcontroller) is short-circuited with the
auxiliary one, in order to implement a direct access to the external sensor registers. See
Section 7.3: Sensor hub pass-through feature for details.

AN5763 - Rev 4 page 74/147



- MASTER\_ON bit has to be set to 1 to enable the auxiliary I<sup>2</sup>C master of the device (sensor hub mode). In order to change the sensor hub configuration at runtime or when setting the accelerometer and gyroscope sensor in power-down mode, or when applying the software reset procedure, the I<sup>2</sup>C master must be disabled, followed by a 300 µs wait. The following procedure must be implemented:
  - 1. Turn off I2C master by setting MASTER ON = 0.
  - 2. Wait 300 µs.
  - 3. Change the configuration of the sensor hub registers or set the accelerometer/gyroscope in power-down mode or apply the software reset procedure.
- AUX\_SENS\_ON[1:0] bits have to be set accordingly to the number of slaves to be used. I<sup>2</sup>C transactions are performed sequentially from slave 0 to slave 3. The possible values are:
  - 00: one slave
  - 01: two slaves
  - 10: three slaves
  - 11: four slaves

### 7.2.2 STATUS\_MASTER (22h)

The STATUS\_MASTER register, similarly to the other sensor hub configurations and output registers, can be read only after setting the SHUB\_REG\_ACCESS bit of the FUNC\_CFG\_ACCESS register to 1. The STATUS\_MASTER register is also mapped to the STATUS\_MASTER\_MAINPAGE register, which can be directly read without enabling access to the sensor hub registers.

Table 50. STATUS\_MASTER / STATUS\_MASTER\_MAINPAGE register

b7	b6	b5	b4	b3	b2	b1	b0
WR_ONCE _DONE	SLAVE3_ NACK	SLAVE2_ NACK	SLAVE1_ NACK	SLAVE0_ NACK	0	0	SENS_HUB _ENDOP

- WR\_ONCE\_DONE bit is set to 1 after a write operation performed with the WRITE\_ONCE bit configured to 1 in the MASTER\_CONFIG register. This bit can be polled in order to check if the single write transaction has been completed.
- SLAVEx\_NACK bits are set to 1 if a "not acknowledge" event happens during the communication with the corresponding slave x.
- SENS\_HUB\_ENDOP bit reports the end of an I²C master transaction. It is set to 1 when the transaction is concluded; it is reset to 0 when the STATUS\_MASTER / STATUS\_MASTER\_MAINPAGE register is read. When a sensor hub routine is completed, this bit automatically goes to 1 and the external sensor data are available to be read from the SENSOR\_HUB\_x registers (depending on the configuration of the SLVx\_ADD, SLVx\_SUBADD, SLVx\_CONFIG registers). Information about the status of the I²C master can be driven to the INT1 interrupt pin by setting the INT1\_SHUB bit of the MD1\_CFG register to 1. This signal goes high on a rising edge of the SENS\_HUB\_ENDOP signal and it is cleared only if the STATUS\_MASTER\_MAINPAGE register is read.

AN5763 - Rev 4 page 75/147



# 7.2.3 SLV0\_ADD (15h), SLV0\_SUBADD (16h), SLV0\_CONFIG (17h)

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the first external sensor are described hereafter.

Table 51. SLV0 ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave0_add6	slave0_add5	slave0_add4	slave0_add3	slave0_add2	slave0_add1	slave0_add0	rw_0

- The slave0 add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the first external sensor.
- The rw\_0 bit configures the read/write operation to be performed on the first external sensor (0: write operation; 1: read operation). The read/write operation is executed when the next sensor hub trigger event occurs.

Table 52. SLV0\_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave0_reg7	slave0_reg6	slave0_reg5	slave0_reg4	slave0_reg3	slave0_reg2	slave0_reg1	slave0_reg0

• The slave0\_reg[7:0] bits are used to indicate the address of the register of the first external sensor to be written (if the rw\_0 bit of the SLV0\_ADD register is set to 0) or the address of the first register to be read (if the rw\_0 bit is set to 1).

Table 53. SLV0\_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
SHUB_ ODR_2	SHUB_ ODR_1	SHUB_ ODR_0	0	BATCH_EXT_ SENS_0_EN	Slave0 _numop2	Slave0 _numop1	Slave0 _numop0

- The SHUB\_ODR\_[2:0] bits are used to configure the sensor hub output data rate when using an internal trigger (accelerometer/gyroscope data-ready signals). The sensor hub output data rate can be configured to six possible values, limited by the ODR of the accelerometer and gyroscope sensors:
  - 000: 1.875 Hz
  - 001: 15 Hz
  - 010: 30 Hz
  - 011: 60 Hz
  - 100: 120 Hz (default)
  - 101: 240 Hz
  - 110: 480 Hz

The maximum allowed value for the SHUB\_ODR\_[2:0] bits corresponds to the maximum ODR between the accelerometer and gyroscope sensors. If the gyroscope is configured in sleep mode, its ODR must be considered equal to 0 Hz regardless of the configuration of the ODR\_G\_[3:0] bits.

- The BATCH\_EXT\_SENS\_0\_EN bit is used to enable batching the external sensor data associated to slave0 in FIFO.
- The Slave0\_numop[2:0] bits are dedicated to define the number of consecutive read operations to be
  performed on the first external sensor starting from the register address indicated in the SLV0\_SUBADD
  register.

AN5763 - Rev 4 page 76/147



# 7.2.4 SLV1\_ADD (18h), SLV1\_SUBADD (19h), SLV1\_CONFIG (1Ah)

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the second external sensor are described hereafter.

Table 54. SLV1 ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave1_add6	slave1_add5	slave1_add4	slave1_add3	slave1_add2	slave1_add1	slave1_add0	r_1

- The slave1\_add[6:0] bits are used to indicate the I2C slave address of the second external sensor.
- The r\_1 bit enables/disables the read operation to be performed on the second external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.

Table 55. SLV1\_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave1_reg7	slave1_reg6	slave1_reg5	slave1_reg4	slave1_reg3	slave1_reg2	slave1_reg1	slave1_reg0

• The slave1\_reg[7:0] bits are used to indicate the address of the register of the second external sensor to be read when the r\_1 bit of SLV1\_ADD register is set to 1.

Table 56. SLV1\_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	1	BATCH_EXT_ SENS_1_EN	Slave1 _numop2	Slave1 _numop1	Slave1 _numop0

- The BATCH\_EXT\_SENS\_1\_EN bit is used to enable batching the external sensor data associated to slave1 in FIFO.
- The Slave1\_numop[2:0] bits are dedicated to define the number of consecutive read operations to be performed on the second external sensor starting from the register address indicated in the SLV1\_SUBADD register.

AN5763 - Rev 4 page 77/147



# 7.2.5 SLV2\_ADD (1Bh), SLV2\_SUBADD (1Ch), SLV2\_CONFIG (1Dh)

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the third external sensor are described hereafter.

Table 57. SLV2 ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave2_add6	slave2_add5	slave2_add4	slave2_add3	slave2_add2	slave2_add1	slave2_add0	r_2

- The slave2\_add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the third external sensor.
- The r\_2 bit enables/disables the read operation to be performed on the third external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.

Table 58. SLV2\_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave2_reg7	slave2_reg6	slave2_reg5	slave2_reg4	slave2_reg3	slave2_reg2	slave2_reg1	slave2_reg0

 The slave2\_reg[7:0] bits are used to indicate the address of the register of the third external sensor to be read when the r\_2 bit of the SLV2\_ADD register is set to 1.

Table 59. SLV2\_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	BATCH_EXT_ SENS_2_EN	Slave2 _numop2	Slave2 _numop1	Slave2 _numop0

- The BATCH\_EXT\_SENS\_2\_EN bit is used to enable batching the external sensor data associated to slave2 in FIFO.
- The Slave2\_numop[2:0] bits are dedicated to define the number of consecutive read operations to be performed on the third external sensor starting from the register address indicated in the SLV2\_SUBADD register.

AN5763 - Rev 4 page 78/147



#### 7.2.6 SLV3\_ADD (1Eh), SLV3\_SUBADD (1Fh), SLV3\_CONFIG (20h)

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the fourth external sensor are described hereafter.

Table 60. SLV3 ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave3_add6	slave3_add5	slave3_add4	slave3_add3	slave3_add2	slave3_add1	slave3_add0	r_3

- The slave3\_add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the fourth external sensor.
- The r\_3 bit enables/disables the read operation to be performed on the fourth external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.

Table 61. SLV3\_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave3_reg7	slave3_reg6	slave3_reg5	slave3_reg4	slave3_reg3	slave3_reg2	slave3_reg1	slave3_reg0

• The slave3\_reg[7:0] bits are used to indicate the address of the register of the fourth external sensor to be read when the r\_3 bit of the SLV3\_ADD register is set to 1.

Table 62. SLV3\_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	BATCH_EXT_ SENS_3_EN	Slave3 _numop2	Slave3 _numop1	Slave3 _numop0

- The BATCH\_EXT\_SENS\_3\_EN bit is used to enable batching the external sensor data associated to slave3 in FIFO.
- The Slave3\_numop[2:0] bits are dedicated to define the number of consecutive read operations to be
  performed on the fourth external sensor starting from the register address indicated in the SLV3\_SUBADD
  register.

#### **7.2.7 DATAWRITE SLV0 (21h)**

Table 63. DATAWRITE\_SLV0 register

b7	b6	b5	b4	b3	b2	b1	b0
Slave0_							
dataw7	dataw6	dataw5	dataw4	dataw3	dataw2	dataw1	dataw0

• The Slave0\_dataw[7:0] bits are dedicated, when the rw\_0 bit of SLV0\_ADD register is set to 0 (write operation), to indicate the data to be written to the first external sensor at the address specified in the SLV0\_SUBADD register.

AN5763 - Rev 4 page 79/147



# 7.2.8 SENSOR\_HUB\_x registers

Once the auxiliary I<sup>2</sup>C master is enabled, for each of the external sensors it reads a number of registers equal to the value of the Slavex\_numop (x = 0, 1, 2, 3) field, starting from the register address specified in the SLVx\_SUBADD (x = 0, 1, 2, 3) register. The number of external sensors to be managed is specified in the AUX SENS ON[1:0] bits of the MASTER CONFIG register.

Read data are consecutively stored (in the same order they are read) in the device registers starting from the SENSOR\_HUB\_1 register, as in the example in Figure 21. SENSOR\_HUB\_X allocation example; 18 registers, from SENSOR\_HUB\_1 to SENSOR\_HUB\_18, are available to store the data read from the external sensors.

Figure 21. SENSOR\_HUB\_X allocation example

		SENSOR_HUB_1	Value of reg 28h	]	
		SENSOR_HUB_2	Value of reg 29h	Sensor #1	
		SENSOR_HUB_3	Value of reg 2Ah		
	SLV0 SUBADD (16h) = 28h	SENSOR_HUB_4	Value of reg 00h	]	
Sensor #1	SLV0_CONFIG (17h) – Slave0_numop[2:0] = 3	SENSOR_HUB_5	Value of reg 01h		
		SENSOR_HUB_6	Value of reg 02h	Sensor #2	
	[ cust cupand (col.) col	SENSOR_HUB_7	Value of reg 03h	Selisoi #2	
Sensor #2	SLV1_SUBADD (19h) = 00h   SLV1_CONFIG (1Ah) – Slave1_numop[2:0] = 6	SENSOR_HUB_8	Value of reg 04h		
	SEVI_CONTO (IAII) SIGNEI_Hamop[E.O] = 0	SENSOR_HUB_9	Value of reg 05h	<u> </u>	
	r	SENSOR_HUB_10	Value of reg 20h	1	
Sensor #3	SLV2_SUBADD (1Ch) = 20h	SENSOR_HUB_11	Value of reg 21h	Sensor #3	
	SLV2_CONFIG (1Dh) – Slave2_numop[2:0] = 4	SENSOR_HUB_12	Value of reg 22h	Selisoi #3	
		SENSOR_HUB_13	Value of reg 23h		
Sensor #4	SLV3_SUBADD (1Fh) = 40h	SENSOR_HUB_14	Value of reg 40h	1	
Sensor #4	SLV3_CONFIG (20h) – Slave3_numop[2:0] = 5	SENSOR_HUB_15	Value of reg 41h		
		SENSOR_HUB_16	Value of reg 42h	Sensor #4	
		SENSOR_HUB_17	Value of reg 43h		
		SENSOR_HUB_18	Value of reg 44h	J	


AN5763 - Rev 4 page 80/147



# 7.3 Sensor hub pass-through feature

The PASS\_THROUGH\_MODE bit of the MASTER\_CONFIG register is used to enable/disable the I²C interface pass-through. When it is set to 1, the main I²C line (for example, connected to an external microcontroller) is short-circuited with the auxiliary one in order to implement a direct access to the external sensor registers. The pass-through feature for external device configuration can be used only if the I²C protocol is used on the primary interface. This feature can be used to configure the external sensors.

Figure 22. Pass-through feature



The following procedure can be implemented to enable the pass-through mode:

- 1. If the I2C master is enabled (MASTER ON = 1), turn it off (set the MASTER ON bit to 0) and wait 300 µs.
- 2. If the pull-up on the I<sup>2</sup>C master line is enabled, disable it (set the SHUB\_PU\_EN bit of the IF\_CFG register to 0).
- 3. Enable the pass-through mode by setting the PASS THROUGH MODE bit to 1.

# 7.4 Sensor hub mode example

until SENS HUB ENDOP = 1

The configuration of the external sensors can be performed using the pass-through feature. This feature can be enabled by setting the PASS\_THROUGH\_MODE bit of the MASTER\_CONFIG register to 1 and implements a direct access to the external sensor registers, allowing quick configuration.

The code provided below gives basic routines to configure a device in sensor hub mode. Three different snippets of code are provided here, in order to present how to easily perform a one-shot write or read operation, using slave 0, and how to set up slave 0 for continuously reading external sensor data.

The PASS\_THROUGH\_MODE bit is disabled in all these routines, in order to be as generic as possible.

**One-shot read routine** (using internal trigger) is described below. For simplicity, the routine uses the accelerometer configured at 120 Hz, with external pull-ups on the I<sup>2</sup>C auxiliary bus.

Write 40h to FUNC\_CFG\_ACCESS // Enable access to sensor hub registers 1. 2 Write EXT\_SENS\_ADDR | 01h to SLV0\_ADD // Configure external device address (EXT\_SENS\_ADDR) // Enable read operation (rw\_0 = 1) Write REG to SLV0 SUBADD 3 // Configure address (REG) of the register to be read Write 81h to SLV0\_CONFIG // Read one byte, SHUB\_ODR = 120 Hz 4. Write 44h to MASTER\_CONFIG // WRITE\_ONCE is mandatory for read 5. // I2C master enabled, using slave 0 only Write 00h to FUNC\_CFG\_ACCESS 6. // Disable access to sensor hub registers 7. Read OUTX H A register // Clear accelerometer data-ready XLDA 8. Poll STATUS\_REG, until XLDA = 1 // Wait for sensor hub trigger Poll STATUS\_MASTER\_MAINPAGE, // Wait for sensor hub read transaction

AN5763 - Rev 4 page 81/147



10.	Write 40h to FUNC_CFG_ACCESS	// Enable access to sensor hub registers
11.	Write 00h to MASTER_CONFIG	// I²C master disable
12.	Wait 300 µs	
13.	Read SENSOR_HUB_1 register	// Retrieve the output of the read operation
14.	Write 00h to FUNC_CFG_ACCESS	// Disable access to sensor hub registers

The one-shot routine can be easily changed to setup the device for continuous reading of external sensor data:

```
    Write 40h to FUNC_CFG_ACCESS  // Enable access to sensor hub registers
    Write EXT_SENS_ADDR | 01h to SLV0_ADD  // Configure external device address (EXT_SENS_ADDR)  // Enable read operation (rw_0 = 1)
    Write REG to SLV0_SUBADD  // Configure address (REG) of the register to be read
    Write 8xh to SLV0_CONFIG  // Read x bytes (up to six), SHUB_ODR = 120 Hz
    Write 44h to MASTER_CONFIG  // WRITE_ONCE is mandatory for read  // I²C master enabled, using slave 0 only
    Write 00h to FUNC_CFG_ACCESS  // Disable access to sensor hub registers
```

After the execution of step 6, external sensor data are available to be read in sensor hub output registers. The **One-shot write routine** (using internal trigger) is described below. For simplicity, the routine uses the accelerometer configured at 120 Hz, with external pull-ups on the I<sup>2</sup>C auxiliary bus.

1.	Write 40h to FUNC_CFG_ACCESS	// Enable access to sensor hub registers
2.	Write EXT_SENS_ADDR to SLV0_ADD	// Configure external device address (EXT_SENS_ADDR)
		// Enable write operation (rw_0 = 0)
3.	Write REG to SLV0_SUBADD	// Configure address (REG) of the register to be written
4.	Write 80h to SLV0_CONFIG	// SHUB_ODR = 120 Hz
5.	Write VAL to DATAWRITE_SLV0	// Configure value (VAL) to be written in REG
6.	Write 44h to MASTER_CONFIG	// WRITE_ONCE enabled for single write
		// I <sup>2</sup> C master enabled, using slave 0 only
7.	Poll STATUS_MASTER,	// Wait for sensor hub write transaction
	until WR_ONCE_DONE = 1	
8.	Write 00h to MASTER_CONFIG	// I <sup>2</sup> C master disabled
9.	Wait 300 µs	
10.	Write 00h to FUNC_CFG_ACCESS	// Disable access to sensor hub registers

AN5763 - Rev 4 page 82/147



The following sequence configures the LIS2MDL external magnetometer sensor (refer to the datasheet for additional details) in continuous-conversion mode at 100 Hz (enabling temperature compensation, BDU and offset cancellation features) and reads the magnetometer output registers, saving their values in the SENSOR\_HUB\_1 to SENSOR\_HUB\_6 registers.

1.	Write 06h to CTRL1	// Turn on the accelerometer (for trigger signal) at 120 Hz
2.	Perform one-shot read with	// Check LIS2MDL WHO_AM_I register
	SLV0_ADD = 3Dh	// LIS2MDL slave address is 3Ch and rw_0=1
	SLV0_SUBADD = 4Fh	// WHO_AM_I register address is 4Fh
3.	Perform one-shot write with	// Write LIS2MDL register CFG_REG_A (60h) = 8Ch
	SLV0_ADD = 3Ch	// LIS2MDL slave address is 3Ch and rw_0=0
	SLV0_SUBADD = 60h	// Enable temperature compensation
	DATAWRITE_SLV0 = 8Ch	// Enable magnetometer at 100 Hz ODR in continuous mode
4.	Perform one-shot write with	// Write LIS2MDL register CFG_REG_B (61h) = 02h
	SLV0_ADD = 3Ch	// LIS2MDL slave address is 3Ch and rw_0=0
	SLV0_SUBADD = 61h	// Enable magnetometer offset-cancellation
	DATAWRITE_SLV0 = 02h	
5.	Perform one-shot write with	// Write LIS2MDL register CFG_REG_B (62h) = 10h
	SLV0_ADD = 3Ch	// LIS2MDL slave address is 3Ch and rw_0=0
	SLV0_SUBADD = 62h	// Enable magnetometer BDU
	DATAWRITE_SLV0 = 10h	
6.	Set up continuous read with	// LIS2MDL slave address is 3Ch and rw_0=1
	SLV0_ADD = 3Dh	// Magnetometer output registers start from 68h
	SLV0_SUBADD = 68h	// Set up a continuous 6-byte read from I <sup>2</sup> C master interface
	SLV0_CONFIG = 80h   06h	

AN5763 - Rev 4 page 83/147



# 8 Mode 3 - OIS functionality

The LSM6DSV16X embeds a dedicated gyroscope and accelerometer DSP for OIS applications. Enabling the OIS functionality (mode 3) it is possible to access the device from multiple external devices. Both an I²C/SPI (3/4-wire)/MIPI I3C<sup>®</sup> slave interface and an auxiliary SPI (3/4-wire) slave interface are available for connecting external master devices. It can be used, for example, in optical image stabilization (OIS) applications to access the device from both the application processor and the camera module at the same time. The camera module can continuously get the sensor data at a high rate for its image stabilization algorithms.

There are two different ways in order to enable and configure OIS functionality, which can be selected by using the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS register (to be configured from the primary interface):

- Auxiliary SPI full control (OIS\_CTRL\_FROM\_UI = 0): enabling and configuration done from the auxiliary SPI (see Section 8.1: Auxiliary SPI full control)
- Primary interface full control (OIS\_CTRL\_FROM\_UI = 1): enabling and configuration done from the primary interface (see Section 8.5: Primary interface full control)

Note: The OIS\_CTRL\_FROM\_UI bit is reset by the software reset procedure.

These two modes offer complete flexibility for the management of the OIS chain and provide the same functionalities and configuration options for both the primary interface and the SPI auxiliary interface.

# 8.1 Auxiliary SPI full control

The auxiliary SPI full control has been designed for the case where the camera module connected to the SPI auxiliary interface is completely independent from the application processor (connected to the device through the primary interface). The auxiliary SPI mode can be configured by accessing and setting the registers SPI2 INT OIS, SPI2 CTRL1 OIS, SPI2 CTRL2 OIS and SPI2 CTRL3 OIS from the auxiliary SPI.

Setting the OIS\_G\_EN bit to 1 of the SPI2\_CTRL1\_OIS register enables the gyroscope OIS chain. When it is enabled, the gyroscope output values are available through the auxiliary SPI interface (3/4-wire) with the full scale selected through the FS\_G\_OIS\_[2:0] bits of the SPI2\_CTRL2\_OIS register and ODR at 7680 Hz.

Setting the OIS\_XL\_EN bit to 1 of the SPI2\_CTRL1\_OIS register enables the accelerometer OIS chain. When it is enabled, the accelerometer output values are available through the auxiliary SPI interface (3/4-wire) with the full scale selected through the FS\_XL\_OIS\_[1:0] bits of the SPI2\_CTRL3\_OIS register and ODR at 7680 Hz.

The function of the device pins after mode 3 is enabled is indicated in the following table.

Pin Mode 3 function

SDx/AH1/Qvar1 Auxiliary SPI 3/4-wire serial data input (SDI) and SPI 3-wire serial data output (SDO)

SCx/AH2/Qvar2 Auxiliary SPI 3/4-wire serial port clock (SPC)

OCS\_Aux Auxiliary SPI 3/4-wire chip select (CS)

SDO\_Aux Auxiliary SPI 4-wire serial data output (SDO)

Table 64. Mode 3 pin description

The external devices have to be connected to the LSM6DSV16X as illustrated in Figure 23), if using the SPI 3-wire interface (SIM\_OIS bit in SPI2\_CTRL1\_OIS = 1). The setup has to be changed accordingly when using the SPI 4-wire interface (connect the SDO\_Aux pin too).

AN5763 - Rev 4 page 84/147






Figure 23. External controller connections in mode 3 (SPI 3-wire)

The gyroscope filtering chain is shown in the following figure. The digital low-pass filter LPF1 is dedicated to the OIS chain and it is possible to configure the bandwidth of the gyroscope OIS chain through the LPF1\_G\_OIS\_BW\_[1:0] bits of the SPI2\_CTRL2\_OIS register.




Figure 24. Gyroscope filtering chain in mode 3

Note:

The  $\pm 4000$  dps gyroscope full-scale configuration is not compatible with mode 3. When  $\pm 4000$  dps full-scale is selected, the gyroscope OIS chain must be disabled (the OIS\_G\_EN bit of the UI\_CTRL1\_OIS / SPI2\_CTRL1\_OIS registers must be set to 0).

AN5763 - Rev 4 page 85/147



Note:

When the gyroscope UI chain is on (ODR\_G > 0) in low-power mode, and the gyroscope OIS chain is intended to be turned on or off, it is mandatory to apply the following procedure:

1. Set OIS CTRL FROM UI = 1 to take control of the OIS chain settings from the UI interface.

2a. When the gyroscope OIS chain is intended to be turned on: set ODR\_G\_EIS > 0 and set OIS\_G\_EN = 1 from the UI interface.

2b. When the gyroscope OIS chain is intended to be turned off: set OIS\_G\_EN = 0 and set ODR\_G\_EIS = 0 from the UI interface.

The accelerometer filtering chain is shown in the following figure. A digital low-pass filter LPF\_OIS is dedicated to the OIS chain and it is possible to configure the bandwidth of the accelerometer OIS chain through the LPF\_XL\_OIS\_BW\_[2:0] bits of the SPI2\_CTRL3\_OIS register.

ADC

UI chain

Digital
LP filter

LPF\_OIS
LPF\_XL\_OIS\_BW\_[2:0]

Accelerometer OIS chain

Figure 25. Accelerometer filtering chain in mode 3

Note:

When the accelerometer OIS chain is enabled, the accelerometer UI chain cannot be configured in normal mode.

Note:

If the accelerometer OIS chain is turned on (OIS\_XL\_EN = 1) while the accelerometer UI chain is on (ODR\_XL > 0) in low-power mode, it is mandatory to wait at least  $1 / ODR_XL$  time period before turning the accelerometer OIS off (OIS\_XL\_EN = 0).

Note:

If the accelerometer OIS chain is turned off (OIS\_XL\_EN = 0) while the accelerometer UI chain is on (ODR\_XL > 0) in low-power mode, it is mandatory to wait at least 1 / ODR\_XL time period before turning the accelerometer OIS on again (OIS\_XL\_EN = 1).

Note:

If the accelerometer OIS chain is turned on (OIS\_XL\_EN = 1) while the accelerometer UI chain is on (ODR\_XL > 0) in low-power mode and the accelerometer UI chain is intended to be configured in high-performance mode, it is mandatory to wait at least 1 / ODR\_XL time period before setting the accelerometer UI chain in high-performance mode.

Note:

If the accelerometer OIS chain is on and the accelerometer UI chain is intended to be used in low-power, it is mandatory to apply the following procedure to turn the accelerometer UI chain on:

- 1. Turn the accelerometer UI on in high-performance mode at 7680 Hz data rate.
- 2. Wait at least 300 µs.
- 3. Set the desired ODR\_XL and the low-power mode.

AN5763 - Rev 4 page 86/147



### 8.2 SPI2 registers

The primary interface is always available and the gyroscope output values can be read from registers OUTX\_L\_G through OUTZ\_H\_G (22h to 27h) with full scale and ODR selectable through the CTRL2 register. Similarly, the accelerometer output values can be read over the primary interface from registers OUTX\_L\_A through OUTZ\_H\_A (28h to 2Dh) with full scale and ODR selectable through the CTRL1 register. The accelerometer/gyroscope data stored in FIFO can be accessed over the primary interface only.

The value of the bits of the SPI2\_INT\_OIS, SPI2\_CTRL1\_OIS, SPI2\_CTRL2\_OIS, SPI2\_CTRL3\_OIS registers can be modified over the auxiliary SPI interface only (these registers are read-only when accessed over the primary interface). These are the only registers that can be written over the auxiliary SPI interface. All the other read/write registers can be written over the primary interface only and can be only read by the auxiliary SPI. Furthermore, the primary interface can access the OIS control registers (UI\_INT\_OIS, UI\_CTRL1\_OIS, UI\_CTRL2\_OIS, UI\_CTRL3\_OIS) in read mode.

Read operations from the auxiliary SPI are enabled only when the SPI2\_READ\_EN bit in the SPI2\_CTRL1\_OIS register is set to 1. If this bit is set to 0, read operations are not allowed.

When the gyroscope OIS chain is enabled, the gyroscope output values can be read from registers SPI2\_OUTX\_L\_G\_OIS through SPI2\_OUTZ\_H\_G\_OIS (22h to 27h) over the auxiliary SPI interface. When new gyroscope data is available on the OIS chain, the GDA bit of the SPI2\_STATUS\_REG\_OIS register is set to 1. It is reset when one of the high parts of the output data registers (23h, 25h, 27h) is read. The GYRO\_SETTLING bit in the SPI2\_STATUS\_REG\_OIS register is equal to 1 when the gyroscope OIS chain is in settling phase. The data read during this settling phase are not valid. It is recommended to check the status of this bit to understand when valid data are available.

When the accelerometer OIS chain is enabled, the accelerometer output values can also be read from registers SPI2\_OUTX\_L\_A\_OIS through SPI2\_OUTZ\_H\_A\_OIS (28h to 2Dh) over the auxiliary SPI interface. When new accelerometer data is available on the OIS chain, the XLDA bit of the SPI2\_STATUS\_REG\_OIS register is set to 1. It is reset when one of the high parts of the output data registers (29h, 2Bh, 2Dh) is read.

In mode 3 the gyroscope OIS data and the accelerometer OIS data with ODR at 7680 Hz can also be read from the primary interface. If the gyroscope OIS is enabled and the bit G\_EIS\_ON\_G\_OIS\_OUT\_REG of the CTRL\_EIS register is set to 0, the gyroscope output values can be read over the primary interface from registers UI\_OUTX\_L\_G\_OIS\_EIS through UI\_OUTZ\_H\_G\_OIS\_EIS (2Eh to 33h). If the accelerometer OIS is enabled and the accelerometer dual-channel mode is disabled (XL\_DualC\_EN bit of the CTRL8 register is set to 0), the accelerometer output values can be read over the primary interface from registers UI\_OUTX\_L\_A\_OIS\_DualC through UI\_OUTZ\_H\_A\_OIS\_DualC (34h to 39h). When new gyroscope/accelerometer data is available on the OIS chain, the OIS\_DRDY bit of the STATUS\_REG register (accessible from the primary interface) is set to 1.

Also the temperature sensor output data can be read over the auxiliary SPI interface by reading the SPI2\_OUT\_TEMP\_L and SPI2\_OUT\_TEMP\_H registers.

All the registers of the device can be read at the same time from both the external master devices.

AN5763 - Rev 4 page 87/147



#### 8.2.1 SPI2\_INT\_OIS (6Fh)

#### Table 65. SPI2\_INT\_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
INT2_ DRDY_OIS	DRDY_ MASK_OIS	0	ST_OIS_ CLAMPDIS	ST_G_OIS_1	ST_G_OIS_0	ST_XL_OIS_1	ST_XL_OIS_0

- INT2\_DRDY\_OIS bit can be used to drive the DRDY signal of the OIS chain to the INT2 pin. The DRDY signal of the OIS chain is always pulsed; latched mode is not available.
- DRDY\_MASK\_OIS can be used to mask the interrupt signal routed to the INT2 pin until the OIS
  accelerometer/gyroscope filter settling ends. The OIS accelerometer and OIS gyroscope are independently
  masked.
- ST\_OIS\_CLAMPDIS bit can be used to enable/disable the OIS chain clamp in the gyroscope and accelerometer self-test. If the ST\_OIS\_CLAMPDIS bit is set to 1, once the gyroscope/accelerometer self-test functionality is enabled, the output values read from the OIS chain show the same variation observed while reading the data from the UI chain. If the ST\_OIS\_CLAMPDIS bit is set to 0, when the gyroscope/accelerometer self-test functionality is enabled, the output values read from the OIS chain are always clamped to the value 8000h. For example, this feature allows the host device connected to the auxiliary interface to detect when the self-test functionality has been enabled from the UI side. By design, the valid range of the output values is between 8004h (-32764 LSB) and 7FFCh (+32764 LSB), and 8000h (-32768 LSB) is a special value which can be used from the auxiliary SPI in order detect that the self-test feature is enabled from the UI side.
- ST\_G\_OIS\_[1:0] can be set in order to select the self-test on the gyroscope OIS chain (see Section 12: Self-test for further details).
- ST\_XL\_OIS\_[1:0] can be set in order to select the self-test on the accelerometer OIS chain (see Section 12: Self-test for further details).

#### 8.2.2 SPI2\_CTRL1\_OIS (70h)

Table 66. SPI2\_CTRL1\_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	SIM_OIS	0	0	OIS_XL_EN	OIS_G_EN	SPI2_READ_EN

- SIM\_OIS bit has to be set to 1 in order to enable the 3-wire auxiliary SPI interface, otherwise the 4-wire auxiliary SPI interface is used.
- OIS XL EN bit allows enabling the accelerometer OIS chain.
- OIS G EN bit allows enabling the gyroscope OIS chain.
- SPI2\_READ\_EN bit has to be set to 1 to enable read operations over the auxiliary SPI, including reading the OIS output data from registers SPI2\_OUTX\_L\_G\_OIS (22h) through SPI2\_OUTZ\_H\_A\_OIS (2Dh).

AN5763 - Rev 4 page 88/147



# 8.2.3 SPI2\_CTRL2\_OIS (71h)

Table 67. SPI2\_CTRL2\_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	LPF1_G_ OIS_BW_1	LPF1_G_ OIS_BW_0	FS_G_OIS_2	FS_G_OIS_1	FS_G_OIS_0

- LPF1\_G\_OIS\_BW\_[1:0] \_bits can be used to select the gyroscope digital LPF1 filter bandwidth. Table 68 shows the cutoff and phase delay values obtained with all the configurations.
- FS\_G\_OIS\_[2:0] bits can be used to select the gyroscope OIS full scale (000: ±125 dps (default); 001: ±250 dps; 010: ±500 dps; 011: ±1000 dps; 100: ±2000 dps).

Table 68. LPF1 filter configuration

LPF1_G_OIS_BW_[1:0]	Cutoff [Hz]	Phase [°] @ 20 Hz	Overall max settling time [# of samples to be discarded] when UI gyroscope chain is ON (1)(2)
00	293	-7.1	60
01	217	-9.1	95
10	158	-11.9	132
11	476	-5.1	40

- 1. Settling time @ 99% of the final value
- 2. If the UI gyroscope is in power-down mode, wait 70 ms before discarding the samples indicated in this column.

### 8.2.4 SPI2\_CTRL3\_OIS (72h)

Table 69. SPI2\_CTRL3\_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	LPF_XL_ OIS_BW_2	LPF_XL_ OIS_BW_1	LPF_XL_ OIS_BW_0	0	FS_XL_OIS_1	FS_XL_OIS_0

- LPF\_XL\_OIS\_BW\_[2:0] bits can be used to select the accelerometer digital LPF\_OIS filter bandwidth. Table 70 shows the cutoff and phase delay values obtained with all configurations.
- FS\_XL\_OIS\_[1:0] bits can be used to select the accelerometer OIS full scale (00: ±2 g (default); 01: ±4 g; 10: ±8 g; 11: ±16 g)

Table 70. LPF\_OIS filter configuration

LPF_XL_OIS_BW_[2:0] Cutoff [Hz]		Phase [°]	Overall max settling time [# of samples to be discarded] when UI accelerometer is in power-down or LP mode 1 / 2 / 3 <sup>(1)</sup>	Overall max settling time [# of samples to be discarded] when UI accelerometer is in HP mode <sup>(1)</sup>
000	749	-3.41 @ 20 Hz	21	10
001	539	-4.04 @ 20 Hz	21	13
010	342	-5.31 @ 20 Hz	21	19
011	162	-9.08 @ 20 Hz	39	39
100	78.5	-16.4 @ 20 Hz	78	78
101	38.6	-29.6 @ 20 Hz	156	156
110	19.3	-28.8 @ 10 Hz	313	313
111	9.8	-29.1 @ 5 Hz	626	626

<sup>1.</sup> Settling time @ 99% of the final value

AN5763 - Rev 4 page 89/147



#### 8.2.5 SPI2\_STATUS\_REG\_OIS (1Eh)

Table 71. SPI2\_STATUS\_REG\_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	GYRO_ SETTLING	GDA	XLDA

- GYRO\_SETTLING bit is set to 1 during the initial settling phase of the gyroscope output. The gyroscope output data generated when this bit is equal to 1 have to be discarded.
- GDA bit is set to 1 when new gyroscope data is available in registers from SPI2\_OUTX\_L\_G\_OIS through SPI2\_OUTZ\_H\_G\_OIS (22h to 27h) on the OIS chain. It is reset when one of the high parts of the output data registers is read.
- XLDA bit is set to 1 when new accelerometer data is available in registers from SPI2\_OUTX\_L\_A\_OIS
  through SPI2\_OUTZ\_H\_A\_OIS (28h to 2Dh) on the OIS chain. It is reset when one of the high parts of the
  output data register is read.

# 8.3 Reading OIS gyroscope data over the auxiliary SPI

The procedure to be applied after device power-up to read the OIS gyroscope output data over the auxiliary SPI 4-wire interface is as follows:

1.	Wait 10 ms	// Boot time
		// Device in power-down after this time period
2.	Write 03h to SPI2_CTRL1_OIS	// Turn gyroscope OIS chain on and enable auxiliary SPI for reading OIS data
		// (OIS gyroscope: $FS = \pm 125 \text{ dps / ODR} = 7680 \text{ Hz}$ )
3.	Wait 75 ms	// Gyroscope max turn-on time is 70 ms
		// Selected LPF1 (00) settling time is 4.3 ms
		// (33 samples @ 7680 Hz)
4.	Read output registers 22h to 27h	// Read gyroscope output data over auxiliary SPI

### 8.4 Reading OIS accelerometer data over the auxiliary SPI

The procedure to be applied after device power-up to read the OIS accelerometer output data over the auxiliary SPI 4-wire interface is as follows:

```
    Wait 10 ms  // Boot time  // Device in power-down after this time period
    Write 05h to SPI2_CTRL1_OIS  // Turn accelerometer OIS chain on and enable auxiliary SPI for reading OIS data  // (OIS accelerometer: FS = ±2 g / ODR = 7680 Hz)
    Wait 2 ms  // Selected LPF_OIS (000) settling time is 1.3 ms  // (10 samples @ 7680 Hz)
    Read output registers 28h to 2Dh  // Read accelerometer output data over auxiliary SPI
```

AN5763 - Rev 4 page 90/147



### 8.5 Primary interface full control

In addition to the auxiliary SPI full control described in Section 8.1: Auxiliary SPI full control, the LSM6DSV16X offers another way to manage the OIS data chain: the primary interface full control. It allows enabling the OIS chain and getting both UI and OIS data directly over the primary interface connected to the application processor. The primary interface full control is enabled by setting the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS register to 1 from the primary interface. After this bit is set to 1, the OIS functionalities can be directly configured from the primary interface using the UI\_INT\_OIS, UI\_CTRL1\_OIS, UI\_CTRL2\_OIS, UI\_CTRL3\_OIS registers. The functionalities associated with the bits of these registers are the same as the ones implemented by the bits contained in the corresponding SPI2\_xxx register (see Table 3. SPI registers) and all the limitations indicated in Section 8.1: Auxiliary SPI full control still apply to the primary interface full control.

When the primary interface full control is enabled, OIS gyroscope data (at 7680 Hz rate) are available in registers from UI\_OUTX\_L\_G\_OIS\_EIS through UI\_OUTZ\_H\_G\_OIS\_EIS (2Eh to 33h), whereas OIS accelerometer data (at 7680 Hz rate) are available in registers from UI\_OUTX\_L\_A\_OIS\_DualC through UI\_OUTZ\_H\_A\_OIS\_DualC (34h to 39h). The UI\_STATUS\_REG\_OIS register (at address 44h) acts as a status register for such data.

In addition, by setting the SPI2\_READ\_EN bit of the UI\_CTRL1\_OIS register to 1, it is possible to read the OIS chain data also over the auxiliary SPI interface. The auxiliary SPI can also access the SPI2\_INT\_OIS, SPI2\_CTRL1\_OIS, SPI2\_CTRL2\_OIS, and SPI2\_CTRL3\_OIS registers in read-only mode.

# 8.6 UI / SPI2 shared registers

The LSM6DSV16X provides six registers, from UI\_SPI2\_SHARED\_0 (65h) through UI\_SPI2\_SHARED\_5 (6Ah), which are shared between the primary interface and the auxiliary SPI interface and can be used as the contact point between the primary and secondary interface host. These shared registers are accessible only by one interface at a time and access is managed through the UI\_SHARED\_REQ and UI\_SHARED\_ACK bits of the UI\_HANDSHAKE\_CTRL register and the SPI2\_SHARED\_REQ and SPI2\_SHARED\_ACK bits of SPI2\_HANDSHAKE\_CTRL register.

When one interface (UI is the primary, SPI2 is the secondary) wants to write to the shared registers, it must set the corresponding request bit to 1 (UI\_SHARED\_REQ for the primary interface, SPI2\_SHARED\_REQ for the secondary interface) and poll the corresponding ack bit (UI\_SHARED\_ACK for the primary interface, SPI2\_SHARED\_ACK for the secondary interface) until it goes to 1. When the corresponding ack bit is set to 1, the interface has write access to the shared registers. Once the interface has finished writing to the shared registers, it must set back to 0 the corresponding request bit and poll the corresponding ack bit until it goes back to 0. Both the interfaces always have read access to the shared registers.

AN5763 - Rev 4 page 91/147



# 9 First-in, first-out (FIFO) buffer

In order to limit intervention by the host processor and facilitate post-processing data for event recognition, the LSM6DSV16X embeds a 1.5 KB (up to 4.5 KB with the compression feature enabled) first-in, first-out buffer (FIFO).

The FIFO can be configured to store the following data:

- Gyroscope sensor data (either UI or EIS channel)
- Accelerometer sensor data (either channel)
- Timestamp data
- Temperature sensor data
- External sensor (connected to sensor hub interface) data
- Step counter (and associated timestamp) data
- SFLP game rotation vector, gravity vector, gyroscope bias
- Machine learning core filters, features, and results

Saving the data in FIFO is based on FIFO words. A FIFO word is composed of:

- Tag, 1 byte
- Data, 6 bytes

Data can be retrieved from the FIFO through six dedicated registers, from address 79h to 7Eh: FIFO\_DATA\_OUT\_X\_L, FIFO\_DATA\_OUT\_X\_H, FIFO\_DATA\_OUT\_Y\_L, FIFO\_DATA\_OUT\_Y\_H, FIFO\_DATA\_OUT\_Z\_L, FIFO\_DATA\_OUT\_Z\_H.

The reconstruction of a FIFO stream is a simple task thanks to the FIFO\_TAG field of the FIFO\_DATA\_OUT\_TAG register that allows recognizing the meaning of a word in FIFO. The applications have maximum flexibility in choosing the rate of batching for sensors with dedicated FIFO configurations.

Seven different FIFO operating modes can be chosen through the FIFO\_MODE\_[2:0] bits of the FIFO\_CTRL4 register:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- Bypass-to-continuous mode
- Bypass-to-FIFO mode
- ContinuousWTM-to-full mode

To monitor the FIFO status (full, overrun, number of samples stored, and so forth), two dedicated registers are available: FIFO\_STATUS1 and FIFO\_STATUS2.

Programmable FIFO threshold can be set in FIFO CTRL1 using the WTM [7:0] bits.

FIFO full, FIFO threshold, and FIFO overrun events can be enabled to generate dedicated interrupts on the two interrupt pins (INT1 and INT2) through the INT1\_FIFO\_FULL, INT1\_FIFO\_TH and INT1\_FIFO\_OVR bits of the INT1\_CTRL register, and through the INT2\_FIFO\_FULL, INT2\_FIFO\_TH and INT2\_FIFO\_OVR bits of the INT2\_CTRL register.

Finally, FIFO embeds a compression algorithm that the user can enable in order to have up to 4.5 KB data stored in FIFO and take advantage in terms of interface communication length for FIFO flushing and communication power consumption.

AN5763 - Rev 4 page 92/147



### 9.1 FIFO description and batched sensors

FIFO is divided into 256 words of 7 bytes each. A FIFO word contains one byte with TAG information and 6 bytes of data: the overall FIFO buffer dimension is equal to 1792 bytes and can contain 1536 bytes of data. The TAG byte contains the information indicating which data is stored in the FIFO data field and other useful information.

FIFO is runtime configurable: a meta-information tag can be enabled in order to notify the user if batched sensor configurations have changed.

Moreover, in order to increase its capability, the FIFO embeds a compression algorithm for accelerometer and gyroscope data (refer to Section 9.10: FIFO compression for further details).

Batched sensors can be classified in three different categories:

- 1. Main sensors, which are physical sensors:
  - a. Accelerometer sensor (either channel)
  - b. Gyroscope sensor (either UI or EIS channel)
- 2. Auxiliary sensors, which contain information of the status of the device:
  - a. Timestamp sensor
  - b. Configuration-change sensor (CFG-Change)
  - c. Temperature sensor
- 3. Virtual sensors:
  - a. External sensors read from sensor hub interface
  - b. Step counter sensor
  - c. SFLP game rotation vector, gravity vector, and gyroscope bias
  - d. Machine learning core filters, features, and results

Data can be retrieved from the FIFO through six dedicated registers: FIFO\_DATA\_OUT\_X\_L, FIFO\_DATA\_OUT\_X\_H, FIFO\_DATA\_OUT\_Y\_L, FIFO\_DATA\_OUT\_Y\_H, FIFO\_DATA\_OUT\_Z\_L, FIFO\_DATA\_OUT\_Z\_H.

A write to FIFO can be triggered by the following different events:

- Internal data-ready signal (fastest sensor between the accelerometer and gyroscope)
- Sensor hub data-ready
- Step detection event
- Virtual sensor new data available

AN5763 - Rev 4 page 93/147



### 9.2 FIFO registers

The FIFO buffer is managed by:

- Six control registers: FIFO\_CTRL1, FIFO\_CTRL2, FIFO\_CTRL3, FIFO\_CTRL4, COUNTER\_BDR\_REG1, COUNTER\_BDR\_REG2
- Two status registers: FIFO\_STATUS1 and FIFO\_STATUS2
- Seven output registers (tag + data): FIFO\_DATA\_OUT\_TAG, FIFO\_DATA\_OUT\_X\_L, FIFO\_DATA\_OUT\_X\_H, FIFO\_DATA\_OUT\_Y\_L, FIFO\_DATA\_OUT\_Y\_H, FIFO\_DATA\_OUT\_Z\_L, FIFO\_DATA\_OUT\_Z\_H
- Some additional bits to route FIFO events to the two interrupt lines: INT1\_CNT\_BDR, INT1\_FIFO\_FULL, INT1\_FIFO\_OVR, INT1\_FIFO\_TH bits of the INT1\_CTRL register and INT2\_CNT\_BDR, INT2\_FIFO\_FULL, INT2\_FIFO\_OVR, INT2\_FIFO\_TH bits of the INT2\_CTRL register
- Some additional bits for other features:
  - FIFO\_COMPR\_EN bit of the EMB\_FUNC\_EN\_B embedded function register in order to enable the FIFO compression algorithm
  - STEP\_COUNTER\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_A register in order to enable batching the step counter data in FIFO
  - MLC\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_A register in order to enable batching the machine learning core results in FIFO
  - MLC\_FILTER\_FEATURE\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_B register in order to enable batching the machine learning core filters and features in FIFO
  - SFLP\_GBIAS\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_B register in order to enable batching the gyroscope bias data in FIFO (the SFLP embedded function must be enabled)
  - SFLP\_GRAVITY\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_B register in order to enable batching the gravity vector data in FIFO (the SFLP embedded function must be enabled)
  - SFLP\_GAME\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_B register in order to enable batching the game rotation vector data in FIFO (the SFLP embedded function must be enabled)
  - FIFO\_COMPR\_INIT bit of the EMB\_FUNC\_INIT\_B embedded function register in order to request a reinitialization of the FIFO compression algorithm
  - BATCH\_EXT\_SENS\_0\_EN, BATCH\_EXT\_SENS\_1\_EN, BATCH\_EXT\_SENS\_2\_EN,
     BATCH\_EXT\_SENS\_3\_EN bits of the SLV0\_CONFIG, SLV1\_CONFIG, SLV2\_CONFIG,
     SLV3\_CONFIG sensor hub registers, which enable batching the related external sensor data in FIFO

AN5763 - Rev 4 page 94/147



#### 9.2.1 FIFO CTRL1

The FIFO\_CTRL1 register contains the FIFO watermark threshold level. The value of 1 LSB of the FIFO threshold level is referred to as a FIFO word (7 bytes).

The FIFO watermark flag (FIFO\_WTM\_IA bit in the FIFO\_STATUS2 register) rises when the number of samples stored in the FIFO is equal to or higher than the watermark threshold level.

In order to limit the FIFO depth to the watermark level, the STOP\_ON\_WTM bit must be set to 1 in the FIFO\_CTRL2 register. If STOP\_ON\_WTM = 1, the watermark threshold level must be set equal to or greater than double the maximum number of sensors batched in FIFO.

Table 72. FIFO\_CTRL1 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WTM_7	WTM_6	WTM_5	WTM_4	WTM_3	WTM_2	WTM_1	WTM_0

### 9.2.2 FIFO\_CTRL2

Table 73. FIFO\_CTRL2 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STOP_ ON_WTM	FIFO_COMPR _RT_EN	0	ODR_CHG _EN	0	UNCOMPR _RATE_1	UNCOMPR _RATE_0	XL_DualC_BATCH _FROM_FSM

The FIFO\_CTRL2 register contains the bit STOP\_ON\_WTM which allows limiting the FIFO depth to the watermark level.

The FIFO\_CTRL2 register also contains the bits to manage the FIFO compression algorithm for the accelerometer and gyroscope sensors:

- FIFO\_COMPR\_RT\_EN bit allows runtime enabling / disabling of the compression algorithm: if the bit is set to 1, the compression is enabled, otherwise it is disabled.
- UNCOMPR\_RATE\_[1:0] configures the compression algorithm to write noncompressed data at a specific rate. The following table summarizes possible configurations.

Table 74. Forced noncompressed data write configurations

UNCOPTR_RATE[1:0]	Forced noncompressed data writes
00	Never
01	Every 8 batch data rate
10	Every 16 batch data rate
11	Every 32 batch data rate

Moreover, the FIFO\_CTRL2 register contains the ODR\_CHG\_EN bit which can be set to 1 in order to enable the CFG-Change auxiliary sensor to be batched in FIFO (described in the next sections) and the XL\_DualC\_BATCH\_FROM\_FSM bit which, in combination with a specific FSM configuration, can be set to 1 in order to enable batching the accelerometer channel 2 in the FIFO buffer. In this case, it is necessary to enable the accelerometer dual-channel mode by setting the XL\_DualC\_EN bit of the CTRL8 register to 1 and to configure one FSM to actually enable the batch operation. Refer to the finite state machine application note available on www.st.com.

AN5763 - Rev 4 page 95/147



# 9.2.3 FIFO\_CTRL3

Table 75. FIFO\_CTRL3 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0

The FIFO\_CTRL3 register contains the fields to select the writing frequency in FIFO for accelerometer and gyroscope sensor data. The selected batch data rate must be equal to or lower than the output data rate configured through the ODR\_XL and ODR\_G fields of the CTRL1\_XL and CTRL2\_G registers.

The following tables indicate all the selectable batch data rates.

Table 76. Accelerometer batch data rate

BDR_XL[3:0]	Batch data rate [Hz]
0000	Not batched in FIFO
0001	1.875
0010	7.5
0011	15
0100	30
0101	60
0110	120
0111	240
1000	480
1001	960
1010	1920
1011	3840
1100	7680

Table 77. Gyroscope batch data rate

BDR_GY[3:0]	Batch data rate [Hz]
0000	Not batched in FIFO
0001	1.875
0010	7.5
0011	15
0100	30
0101	60
0110	120
0111	240
1000	480
1001	960
1010	1920
1011	3840
1100	7680

AN5763 - Rev 4 page 96/147



#### 9.2.4 FIFO\_CTRL4

The FIFO\_CTRL4 register contains the fields to select the decimation factor for timestamp batching in FIFO and the batch data rate for the temperature sensor.

The timestamp write rate is configured as the maximum batch data rate (BDR\_MAX) divided by the decimation factor specified in the DEC\_TS\_BATCH\_[1:0] field. BDR\_MAX is the maximum batch data rate among the following batch data rates:

- Accelerometer batch data rate (BDR\_XL)
- Accelerometer channel 2 batch data rate (equal to ODR\_XL), if batching the accelerometer channel 2 data in FIFO is enabled
- Gyroscope batch data rate (BDR GY)
- Gyroscope EIS batch data rate (equal to ODR\_G\_EIS), if batching the gyroscope EIS channel data in FIFO is enabled
- Sensor hub batch data rate (BDR\_SHUB)

The programmable decimation factors are indicated in the table below.

 DEC\_TS\_BATCH\_[1:0]
 Timestamp batch data rate [Hz]

 00
 Not batched in FIFO

 01
 BDR\_MAX

 10
 BDR\_MAX / 8

 11
 BDR\_MAX / 32

Table 78. Timestamp batch data rate

The temperature batch data rate is configurable through the ODR\_T\_BATCH\_[1:0] field as shown in the table below.

 ODR\_T\_BATCH\_[1:0]
 Temperature batch data rate [Hz]

 00
 Not batched in FIFO

 01
 1.875

 10
 15

 11
 60

Table 79. Temperature sensor batch data rate

The FIFO\_CTRL4 register also contains the FIFO operating modes bits. FIFO operating modes are described in Section 9.7: FIFO modes. Moreover, the FIFO\_CTRL4 register contains the G\_EIS\_FIFO\_EN bit, which can be set to 1 in order to enable batching the gyroscope EIS channel data.

Table 80. FIFO\_CTRL4 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DEC_TS_	DEC_TS_	ODR_T_	ODR_T_	G_EIS_	FIFO_	FIFO_	FIFO_
BATCH_1	BATCH_0	BATCH_1	BATCH_0	FIFO_EN	MODE2	MODE1	MODE0

AN5763 - Rev 4 page 97/147



#### 9.2.5 COUNTER\_BDR\_REG1

Since the FIFO might contain meta-information (that is, CFG-Change sensor) and accelerometer and gyroscope data might be compressed, the FIFO provides a way to synchronize the FIFO reading on the basis of the accelerometer or gyroscope actual number of samples stored in FIFO: the BDR counter.

The BDR counter can be configured through the COUNTER\_BDR\_REG1 and COUNTER\_BDR\_REG2 registers.

Table 81. COUNTER\_BDR\_REG1 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	TRIG_ COUNTER_BDR _1	TRIG_ COUNTER_BDR _0	0	0	0	CNT_BDR _TH_9	CNT_BDR _TH_8

The TRIG COUNTER BDR [1:0] field selects the trigger for the BDR counter:

- 00: accelerometer sensor is selected as the trigger
- 01: gyroscope sensor (UI channel) is selected as the trigger
- 10 or 11: gyroscope sensor (EIS channel) is selected as the trigger

The user can select the threshold which generates the COUNTER\_BDR\_IA event in the FIFO\_STATUS2 register. Once the internal BDR counter reaches the threshold, the COUNTER\_BDR\_IA bit is set to 1. The threshold is configurable through the CNT\_BDR\_TH\_[9:0] bits. The upper part of the field is contained in register COUNTER\_BDR\_REG1. 1 LSB value of the CNT\_BDR\_TH threshold level is referred to as one accelerometer/gyroscope sample (X, Y and Z data).

The BDR counter is automatically reset when the FIFO is empty.

#### 9.2.6 COUNTER BDR REG2

The COUNTER BDR REG2 register contains the lower part of the BDR-counter threshold.

Table 82. COUNTER\_BDR\_REG2 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CNT_BDR							
_TH_7	_TH_6	_TH_5	_TH_4	_TH_3	_TH_2	_TH_1	_TH_0

## 9.2.7 FIFO\_STATUS1

The FIFO\_STATUS1 register, together with the FIFO\_STATUS2 register, provides information about the number of samples stored in the FIFO. 1 LSB value of the DIFF\_FIFO level is referred to as a FIFO word (7 bytes).

Table 83. FIFO\_STATUS1 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DIFF_							
FIFO_7	FIFO_6	FIFO_5	FIFO_4	FIFO_3	FIFO_2	FIFO_1	FIFO_0

AN5763 - Rev 4 page 98/147



#### 9.2.8 FIFO STATUS2

The FIFO\_STATUS2 register, together with the FIFO\_STATUS1 register, provides information about the number of samples stored in the FIFO and about the current status (watermark, overrun, full, BDR counter) of the FIFO buffer

Table 84. FIFO\_STATUS2 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FIFO_ WTM_IA	FIFO_ OVR_IA	FIFO_ FULL_IA	COUNTER _BDR_IA	FIFO_OVR _LATCHED	0	0	DIFF_ FIFO_8

- FIFO\_WTM\_IA represents the watermark status. This bit goes high when the number of FIFO words (7 bytes each) already stored in the FIFO is equal to or higher than the watermark threshold level. The watermark status signal can be driven to the two interrupt pins by setting the INT1\_FIFO\_TH bit of the INT1\_CTRL register or the INT2\_FIFO\_TH bit of the INT2\_CTRL register to 1.
- FIFO\_OVR\_IA goes high when the FIFO is completely filled and at least one sample has already been
  overwritten to store the new data. This signal can be driven to the two interrupt pins by setting the
  INT1\_FIFO\_OVR bit of the INT1\_CTRL register or the INT2\_FIFO\_OVR bit of the INT2\_CTRL register to
  1.
- FIFO\_FULL\_IA goes high when the next set of data that is stored in FIFO makes the FIFO completely full (that is, DIFF\_FIFO\_8 = 1) or generate a FIFO overrun. This signal can be driven to the two interrupt pins by setting the INT1\_FIFO\_FULL bit of the INT1\_CTRL register or the INT2\_FIFO\_FULL bit of the INT2\_CTRL register to 1.
- COUNTER\_BDR\_IA represents the BDR-counter status. This bit goes high when the number of
  accelerometer or gyroscope batched samples (on the base of the selected sensor trigger) reaches the
  BDR-counter threshold level configured through the CNT\_BDR\_TH\_[9:0] bits of the
  COUNTER\_BDR\_REG1 and COUNTER\_BDR\_REG2 registers. The COUNTER\_BDR\_IA bit is
  automatically reset when the FIFO\_STATUS2 register is read. The BDR-counter status can be driven to the
  two interrupt pins by setting the INT1\_CNT\_BDR bit of the INT1\_CTRL register or the INT2\_CNT\_BDR bit
  of the INT2\_CTRL register to 1.
- FIFO\_OVR\_LATCHED, as FIFO\_OVR\_IA, goes high when the FIFO is completely filled and at least one sample has already been overwritten to store the new data. The difference between the two flags is that FIFO\_OVR\_LATCHED is reset when the FIFO\_STATUS2 register is read, whereas the FIFO\_OVR\_IA is reset when at least one FIFO word is read. This allows detecting a FIFO overrun condition during reading data from FIFO.
- DIFF\_FIFO\_8 contains the upper part of the number of unread words stored in the FIFO. The lower part is represented by the DIFF\_FIFO\_[7:0] bits in FIFO\_STATUS1. The value of the DIFF\_FIFO\_[8:0] field corresponds to the number of 7-byte words in the FIFO.

Register content is updated synchronously to the FIFO write and read operations.

Note: The BDU feature also acts on the FIFO\_STATUS1 and FIFO\_STATUS2 registers. When the BDU bit is set to 1, it is mandatory to read FIFO\_STATUS1 first and then FIFO\_STATUS2.

#### 9.2.9 FIFO DATA OUT TAG

By reading the FIFO\_DATA\_OUT\_TAG register, it is possible to understand to which sensor the data of the current reading belongs and to check if data are consistent.

Table 85. FIFO\_DATA\_OUT\_TAG register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TAG_ SENSOR_4	TAG_ SENSOR_3	TAG_ SENSOR_2	TAG_ SENSOR_1	TAG_ SENSOR_0	TAG_ CNT_1	TAG_ CNT_0	-

- TAG\_SENSOR\_[4:0] field identifies the sensors stored in the 6 data bytes (Table 86).
- TAG CNT [1:0] field identifies the FIFO time slot (described in the next sections).

AN5763 - Rev 4 page 99/147



The table below contains all the possible values and associated type of sensor for the TAG\_SENSOR\_[4:0] field.

Table 86. TAG\_SENSOR field and associated sensor

TAG_SENSOR_[4:0]	Sensor name	Sensor category	Description
0x00	Empty	-	FIFO empty condition
0x01	Gyroscope NC	Main	Gyroscope uncompressed data
0x02	Accelerometer NC	Main	Accelerometer uncompressed data
0x03	Temperature	Auxiliary	Temperature data
0x04	Timestamp	Auxiliary	Timestamp data
0x05	CFG_Change	Auxiliary	Meta-information data
0x06	Accelerometer NC_T_2	Main	Accelerometer uncompressed batched at two times the previous time slot
0x07	Accelerometer NC_T_1	Main	Accelerometer uncompressed data batched at the previous time slot
0x08	Accelerometer 2xC	Main	Accelerometer 2x compressed data
0x09	Accelerometer 3xC	Main	Accelerometer 3x compressed data
0x0A	Gyroscope NC_T_2	Main	Gyroscope uncompressed data batched at two times the previous time slot
0x0B	Gyroscope NC_T_1	Main	Gyroscope uncompressed data batched at the previous time slot
0x0C	Gyroscope 2xC	Main	Gyroscope 2x compressed data
0x0D	Gyroscope 3xC	Main	Gyroscope 3x compressed data
0x0E	Sensor Hub Slave 0	Virtual	Sensor hub data from slave 0
0x0F	Sensor Hub Slave 1	Virtual	Sensor hub data from slave 1
0x10	Sensor Hub Slave 2	Virtual	Sensor hub data from slave 2
0x11	Sensor Hub Slave 3	Virtual	Sensor hub data from slave 3
0x12	Step Counter	Virtual	Step counter data
0x13	Game rotation vector	Virtual	SFLP-generated game rotation vector
0x16	Gyroscope bias	Virtual	SFLP-generated gyroscope bias
0x17	Gravity vector	Virtual	SFLP-generated gravity vector
0x19	Sensor Hub Nack	Virtual	Sensor hub nack from slave 0/1/2/3
0x1A	MLC result	Virtual	Machine learning core generated result
0x1B	MLC filter	Virtual	Machine learning core generated filter
0x1C	MLC feature	Virtual	Machine learning core generated feature
0x1D	Accelerometer DualC	Main	Accelerometer channel 2 data
0x1E	Gyroscope EIS	Main	Gyroscope EIS channel data

# 9.2.10 FIFO\_DATA\_OUT

Data can be retrieved from the FIFO through six dedicated registers, from address 79h to address 7Eh: FIFO\_DATA\_OUT\_X\_L, FIFO\_DATA\_OUT\_X\_H, FIFO\_DATA\_OUT\_Y\_L, FIFO\_DATA\_OUT\_Y\_H, FIFO\_DATA\_OUT\_Z\_L, FIFO\_DATA\_OUT\_Z\_H.

The FIFO output registers content depends on the sensor category and type, as described in the next section.

AN5763 - Rev 4 page 100/147



#### 9.3 FIFO batched sensors

As previously described, batched sensors can be classified in three different categories:

- Main sensors
- Auxiliary sensors
- Virtual sensors

In this section, all the details about each category are presented.

#### 9.4 Main sensors

The main sensors are the physical sensors of the LSM6DSV16X device: accelerometer and gyroscope. The batch data rate can be configured through the BDR\_XL\_[3:0] and BDR\_GY\_[3:0] fields of the FIFO\_CTRL3 register. The batch data rate must be equal to or lower than the related sensor output data rate configured through the ODR\_XL\_[3:0] and ODR\_G\_[3:0] fields of the CTRL1 and CTRL2 registers.

Batching the accelerometer channel 2 data can be enabled by setting the XL\_DualC\_BATCH\_FROM\_IF bit to 1 in the EMB\_FUNC\_CFG register; alternatively, it can be triggered by the FSM (bit XL\_DualC\_BATCH\_FROM\_FSM must be set to 1 and one FSM must be configured to actually enable the batch operation). In both cases, accelerometer channel 2 data are stored in FIFO according to the ODR\_XL\_[3:0] field of the CTRL1 register. Batching the accelerometer channel 2 in FIFO is not supported in bypass-to-continuous and bypass-to-FIFO modes.

Batching the gyroscope EIS channel data is enabled by setting the G\_EIS\_FIFO\_EN bit of the FIFO\_CTRL4 register to 1. Gyroscope EIS channel data are stored in FIFO according to the ODR\_G\_EIS\_[1:0] field of the CTRL EIS register.

The main sensors define the FIFO time base. This means that each one of the other sensors can be associated with a time base slot defined by the main sensors. A batch event of the fastest main sensor also increments the TAG counter (TAG\_CNT field of FIFO\_DATA\_OUT\_TAG register). This counter is composed of two bits and its value is continuously incremented (from 00 to 11) to identify different time slots.

An example of a batch data rate event is shown in Figure 26. Main sensors and time slot definitions. The BDR\_GY event and BDR\_XL event identify the time in which the corresponding sensor data is written to the FIFO. The evolution of the TAG counter identifies different time slots and its frequency is equivalent to the maximum value between BDR\_XL and BDR\_GY, since accelerometer channel 2 and gyroscope EIS channel data are not batched in this example.

In the general case, the frequency of the TAG counter is equivalent to the maximum batch data rate of either the accelerometer or gyroscope (considering also the accelerometer channel 2 and gyroscope EIS channel), whichever is faster.

AN5763 - Rev 4 page 101/147






Figure 26. Main sensors and time slot definitions

The FIFO word format of the main sensors is presented in the table below, representing the device addresses from 78h to 7Eh.

Table 87. Main sensors output data format in FIFO

TAG	X L	хн	ΥL	ΥH	Z L	ZΗ
	_	_	_	_	_	_

AN5763 - Rev 4 page 102/147



### 9.5 Auxiliary sensors

Auxiliary sensors are considered as service sensors for the main sensors. Auxiliary sensors include the:

- Temperature sensor (ODR\_T\_BATCH\_[1:0] bits of the FIFO\_CTRL4 register must be configured properly).
- Timestamp sensor: it stores the timestamp corresponding to a FIFO time slot (the TIMESTAMP\_EN bit of the FUNCTIONS\_ENABLE register must be set to 1 and the DEC\_TS\_BATCH\_[1:0] bits of the FIFO\_CTRL4 register must be configured properly).
- CFG-Change sensor: it identifies a change in some configuration of the device (ODR\_CHG\_EN bit of the FIFO CTRL2 register must be set to 1).

Auxiliary sensors cannot trigger a write in FIFO. Their registers are written when the first main sensor or the external sensor event occurs (even if they are configured at a higher batch data rate).

The temperature output data format in FIFO is presented in the following table.

 Data
 FIFO\_DATA\_OUT registers

 TEMPERATURE[7:0]
 FIFO\_DATA\_OUT\_X\_L

 TEMPERATURE[15:8]
 FIFO\_DATA\_OUT\_X\_H

 0
 FIFO\_DATA\_OUT\_Y\_L

 0
 FIFO\_DATA\_OUT\_Y\_H

 0
 FIFO\_DATA\_OUT\_Z\_L

Table 88. Temperature output data format in FIFO

The timestamp output data format in FIFO is presented in the following table.

0

Data	FIFO_DATA_OUT registers
TIMESTAMP[7:0]	FIFO_DATA_OUT_X_L
TIMESTAMP[15:8]	FIFO_DATA_OUT_X_H
TIMESTAMP[23:16]	FIFO_DATA_OUT_Y_L
TIMESTAMP[31:24]	FIFO_DATA_OUT_Y_H
BDR_SHUB	FIFO_DATA_OUT_Z_L[3:0]
G_EIS_FIFO_EN	FIFO_DATA_OUT_Z_L[4]
XL_DualC_BATCH_EN <sup>(1)</sup>	FIFO_DATA_OUT_Z_L[5]
0	FIFO_DATA_OUT_Z_L[7:6]
BDR_XL	FIFO_DATA_OUT_Z_H[3:0]
BDR_GY	FIFO_DATA_OUT_Z_H[7:4]

Table 89. Timestamp output data format in FIFO

FIFO DATA OUT Z H

As shown in Table 89, timestamp data contain also some meta-information, which can be used to detect a BDR change if the CFG-Change sensor is not batched in FIFO: the batch data rate of both the main sensors and the sensor hub. BDR\_SHUB cannot be configured through a dedicated register. It is the result of the configured sensor hub ODR through the SHUB\_ODR\_[2:0] bits of the SLV0\_CONFIG sensor hub register and the effective trigger sensor output data rate (the fastest between th accelerometer or gyroscope if the internal trigger is used). For the complete description of BDR\_SHUB, refer to the next section about virtual sensors. Moreover, the timestamp data contain also meta-information about the current batch state for the accelerometer channel 2 and gyroscope EIS channel.

AN5763 - Rev 4 page 103/147

<sup>1.</sup> Internal signal that is set to 1 when the accelerometer channel 2 data is stored in FIFO. When enabling the accelerometer channel 2 batching through the XL\_DualC\_BATCH\_FROM\_IF bit, one sample of accelerometer channel 2 data might be written in FIFO before the corresponding write of the CFG-Change sensor. When disabling the accelerometer channel 2 batching through the XL\_DualC\_BATCH\_FROM\_IF bit, the latest sample of accelerometer channel 2 data might not be written in FIFO before the corresponding write of the CFG-Change sensor.



CFG-Change identifies a runtime change in the output data rate, the batch data rate, or other configurations of the main or virtual sensors. When a supported runtime change is applied, this sensor is written at the first new main sensor or virtual sensor event followed by a timestamp sensor (also if the timestamp sensor is not batched).

This sensor can be used to correlate data from the sensors to the device timestamp without storing the timestamp each time. It could be used also to notify the user to discard data due to embedded filters settling or to other configuration changes (that is, switching mode, output data rate, and so forth).

CFG-Change output data format in FIFO is presented in the following table.

Table 90. CFG-Change output data format in FIFO

Data	FIFO_DATA_OUT registers
OP_MODE_XL	FIFO_DATA_OUT_X_L[2:0]
OP_MODE_G	FIFO_DATA_OUT_X_L[6:4]
LPF1_G_EN	FIFO_DATA_OUT_X_L[7]
LPF1_G_BW	FIFO_DATA_OUT_X_H[2:0]
FS_G_[2:0]	FIFO_DATA_OUT_X_H[7:5]
LPF2_XL_EN	FIFO_DATA_OUT_Y_L[0]
HP_LPF2_XL_BW	FIFO_DATA_OUT_Y_L[3:1]
FS_XL	FIFO_DATA_OUT_Y_L[7:6]
BDR_SHUB	FIFO_DATA_OUT_Y_H[3:0]
G_EIS_FIFO_EN	FIFO_DATA_OUT_Y_H[4]
XL_DualC_BATCH_EN <sup>(1)</sup>	FIFO_DATA_OUT_Y_H[5]
Gyroscope startup <sup>(2)</sup>	FIFO_DATA_OUT_Y_H[6]
FIFO_COMPR_RT_EN	FIFO_DATA_OUT_Y_H[7]
ODR_XL	FIFO_DATA_OUT_Z_L[3:0]
ODR_G	FIFO_DATA_OUT_Z_L[7:4]
BDR_XL	FIFO_DATA_OUT_Z_H[3:0]
BDR_GY	FIFO_DATA_OUT_Z_H[7:4]

<sup>1.</sup> Internal signal that is set to 1 when the accelerometer channel 2 data is stored in FIFO. When enabling the accelerometer channel 2 batching through the XL\_DualC\_BATCH\_FROM\_IF bit, one sample of accelerometer channel 2 data might be written in FIFO before the corresponding write of the CFG-Change sensor. When disabling the accelerometer channel 2 batching through the XL\_DualC\_BATCH\_FROM\_IF bit, the latest sample of accelerometer channel 2 data might not be written in FIFO before the corresponding write of the CFG-Change sensor.

AN5763 - Rev 4 page 104/147

<sup>2.</sup> Internal signal that is set to 0 when the gyroscope finishes the startup phase (maximum startup time is 70 ms).



Note:

#### 9.6 Virtual sensors

Virtual sensors are divided into the following categories:

- External sensors, read from the sensor hub interface
- Step counter sensor
- SFLP-generated sensors
- MLC-generated sensors

#### 9.6.1 External sensors and NACK sensor

Data of up to four external sensors read from the sensor hub (for a maximum of 18 bytes) can be stored in FIFO. They are continuous virtual sensors with the batch data rate (BDR\_SHUB) corresponding to the current value of the SHUB\_ODR\_[2:0] field in the SLV0\_CONFIG register, if an internal trigger is used (sensor hub read triggered by the accelerometer or gyroscope data-ready signal). This value is limited by the effective trigger sensor output data rate (the fastest between the accelerometer or gyroscope). If external sensors are not batched or an external trigger is used, BDR\_SHUB is set to 0. The following table shows the possible values of the BDR\_SHUB field.

Table 91. BDR\_SHUB

BDR_SHUB	BDR [Hz]
0000	Not batched or external trigger used
0001	1.875
0010	7.5 <sup>(1)</sup>
0011	15
0100	30
0101	60
0110	120
0111	240
1000	480

<sup>1.</sup> This value can be obtained by selecting SHUB\_ODR\_[2:0] different from 000 and using an internal trigger (accelerometer or gyroscope) with ODR equal to 7.5 Hz.

As main sensors, external sensors define the FIFO time base and they can trigger the writing of auxiliary sensors in FIFO (only if they are batched and an external trigger is not used).

It is possible to selectively enable batching the data of the different external sensors using the BATCH\_EXT\_SENS\_0\_EN, BATCH\_EXT\_SENS\_1\_EN, BATCH\_EXT\_SENS\_2\_EN, BATCH\_EXT\_SENS\_3\_EN bits of the SLV0\_CONFIG, SLV1\_CONFIG, SLV2\_CONFIG, SLV3\_CONFIG sensor hub registers. It is recommended to set these bits to 0 if the respective slave is not configured for reading or is not active.

If the external sensors are batched in FIFO, batching the auxiliary sensors is not supported in bypass-to-continuous and bypass-to-FIFO modes.

Each external sensor has a dedicated TAG value and 6 bytes reserved for data. External sensors are written in FIFO in the same order of the sensor hub output registers and if the number of bytes read from an external sensor is less than 6 bytes, then free bytes are filled with zeros.

AN5763 - Rev 4 page 105/147



If the communication with one external sensor batched in FIFO fails, the sensor hub writes a NACK sensor instead of the corresponding sensor data in FIFO. A NACK sensor contains the index (numbered from 0 to 3) of the failing slave and has the following output data format.

Table 92. Nack sensor output data format in FIFO

Data	FIFO_DATA_OUT registers
Failing slave index	FIFO_DATA_OUT_X_L[1:0]
0	FIFO_DATA_OUT_X_L[7:2]
0	FIFO_DATA_OUT_X_H
0	FIFO_DATA_OUT_Y_L
0	FIFO_DATA_OUT_Y_H
0	FIFO_DATA_OUT_Z_L
0	FIFO_DATA_OUT_Z_H

AN5763 - Rev 4 page 106/147



#### 9.6.2 Step counter sensor

Step counter data, with associated timestamp, can be stored in FIFO. It is not a continuous rate sensor: the step detection event triggers its writing in FIFO.

In order to enable the step counter sensor in FIFO, the user should:

- 1. Enable the step counter sensor (set the PEDO\_EN bit to 1 in the EMB\_FUNC\_EN\_A embedded functions register)
- 2. Enable batching step counter data (set the STEP\_COUNTER\_FIFO\_EN bit to 1 in the EMB\_FUNC\_FIFO\_EN\_A embedded functions register)

The format of the step counter data read from FIFO is shown in the table below.

Data	FIFO_DATA_OUT registers
STEP_COUNTER[7:0]	FIFO_DATA_OUT_X_L
STEP_COUNTER[15:8]	FIFO_DATA_OUT_X_H
TIMESTAMP[7:0]	FIFO_DATA_OUT_Y_L
TIMESTAMP[15:8]	FIFO_DATA_OUT_Y_H
TIMESTAMP[23:16]	FIFO_DATA_OUT_Z_L
TIMESTAMP[31:24]	FIFO_DATA_OUT_Z_H

Table 93. Step counter output data format in FIFO

#### 9.6.3 SFLP-generated sensors

A dedicated sensor fusion block (SFLP) is available for generating the following virtual sensors based on processing the accelerometer and gyroscope data:

- Game rotation vector, which provides a quaternion representing the attitude of the device
- Gravity vector, which provides a three dimensional vector representing the direction of gravity
- Gyroscope bias, which provides a three dimensional vector representing the gyroscope bias

SFLP-generated sensors are read only from FIFO and they are selectively enabled:

- Game rotation vector is batched by setting the SFLP\_GAME\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_A
  register to 1.
- Gravity vector is batched by setting the SFLP\_GRAVITY\_FIFO\_EN bit of EMB\_FUNC\_FIFO\_EN\_A
  register to 1.
- Gyroscope bias is batched by setting the SFLP\_GBIAS\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_A
  register to 1.

If batching in FIFO is enabled, the SFLP-generated sensors are stored in FIFO according to the SFLP output data rate.

The format for the SFLP-generated sensors in FIFO is listed below:

- Game rotation vector: X, Y, and Z axes (vector part of the quaternion) are stored in half-precision floatingpoint format, where w (scalar part of the quaternion) is computed in software after reading the data from the FIFO, since the game rotation vector is a unit quaternion.
- Gravity vector: X, Y, and Z axes are stored as 16-bit two's complement number with ±2 g sensitivity.
- Gyroscope bias: X, Y, and Z axes are stored as 16-bit two's complement number with ±125 dps sensitivity.

AN5763 - Rev 4 page 107/147



#### 9.6.4 MLC-generated sensors

The following machine learning core (MLC-generated) virtual sensors can be stored in FIFO:

- Results
- Filters
- Features, including windowed and recursive features

In order to store MLC-generated sensors in FIFO, the MLC block must be enabled by setting either the MLC\_BEFORE\_FSM\_EN bit of the EMB\_FUNC\_EN\_A register or the MLC\_EN bit of the EMB\_FUNC\_EN\_B register.

Batching MLC results is enabled by setting the MLC\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_A register to 1. An MLC result contains the information of the corresponding MLCx\_SRC register and it is stored in FIFO when a change in the corresponding MLCx\_SRC occurs.

Batching MLC filters is selectively enabled using one of the tools for configuring the MLC provided by STMicroelectronics. In addition, the MLC\_FILTER\_FEATURE\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_B register must be set to 1 to globally enable storing MLC filters or features in FIFO.

MLC filters are stored in FIFO at a rate equivalent to the MLC output data rate (MLC\_ODR bits). If the filter is applied to the X, Y, Z axes of the desired sensor, one word is stored in FIFO for every axis. If the filter is applied to the norm of the desired sensor, one word is stored in FIFO.

Batching MLC features is selectively enabled using one of the tools for configuring the MLC provided by STMicroelectronics. In addition, the MLC\_FILTER\_FEATURE\_FIFO\_EN bit of the EMB\_FUNC\_FIFO\_EN\_B register must be set to 1 to globally enable storing MLC filters or features in FIFO.

MLC-windowed features are stored in FIFO at the end of every window.

MLC recursive features (like MLC filters) are stored in FIFO at a rate equivalent to the MLC output data rate (MLC ODR).

The format of MLC results, features, and filters in FIFO is indicated in the following tables.

Data	FIFO_DATA_OUT registers
MLCx_SRC	FIFO_DATA_OUT_X_L
Index of MLC_SRC <sup>(1)</sup>	FIFO_DATA_OUT_X_H
TIMESTAMP[7:0]	FIFO_DATA_OUT_Y_L
TIMESTAMP[15:8]	FIFO_DATA_OUT_Y_H
TIMESTAMP[23:16]	FIFO_DATA_OUT_Z_L
TIMESTAMP[31:24]	FIFO_DATA_OUT_Z_H

Table 94. MLC results in FIFO

Table 95. MLC filters or features in FIFO

Data	FIFO_DATA_OUT registers
VALUE[7:0] <sup>(1)</sup>	FIFO_DATA_OUT_X_L
VALUE[15:8] <sup>(1)</sup>	FIFO_DATA_OUT_X_H
IDENTIFIER[7:0] <sup>(2)</sup>	FIFO_DATA_OUT_Y_L
IDENTIFIER[15:8] <sup>(2)</sup>	FIFO_DATA_OUT_Y_H
Reserved	FIFO_DATA_OUT_Z_L
Reserved	FIFO_DATA_OUT_Z_H

<sup>1.</sup> This value is represented as a half-precision floating-point number.

AN5763 - Rev 4 page 108/147

<sup>1.</sup> MLCx\_SRC registers are indexed from 0 to 3 (for example, MLC1\_SRC is indexed as 0).

<sup>2.</sup> Filter and feature identifiers are indicated in the configuration file generated by STMicroelectronics tools for configuring the MLC.



### 9.7 FIFO modes

The LSM6DSV16X FIFO buffer can be configured to operate in seven different modes, selectable through the FIFO\_MODE\_[2:0] field of the FIFO\_CTRL4 register. The available configurations ensure a high level of flexibility and extend the number of functions usable in application development.

Bypass, FIFO, continuous, continuous-to-FIFO, bypass-to-continuous, bypass-to-FIFO, and continuousWTM-to-full modes are described in the following paragraphs.

### 9.7.1 Bypass mode

When bypass mode is enabled, the FIFO is not used, the buffer content is cleared, and it remains empty until another mode is selected. Bypass mode is selected when the FIFO\_MODE\_[2:0] bits are set to 000. Bypass mode must be used in order to stop and reset the FIFO buffer when a different mode is intended to be used. Note that by placing the FIFO buffer into bypass mode, the whole buffer content is cleared.

### 9.7.2 FIFO mode

In FIFO mode, the buffer continues filling until it becomes full. Then it stops collecting data and the FIFO content remains unchanged until a different mode is selected.

Follow these steps for FIFO mode configuration:

- 1. Enable the sensor data to be stored in FIFO with the corresponding batch data rate (if configurable).
- 2. Set the FIFO\_MODE\_[2:0] bits in the FIFO\_CTRL4 register to 001 to enable FIFO mode.

When this mode is selected, the FIFO starts collecting data. The FIFO\_STATUS1 and FIFO\_STATUS2 registers are updated according to the number of samples stored.

When the FIFO is full, the DIFF\_FIFO\_8 bit of the FIFO\_STATUS2 register is set to 1 and no more data are stored in the FIFO buffer. Data can be retrieved by reading all the FIFO\_DATA\_OUT (from 78h to 7Eh) registers for the number of times specified by the DIFF\_FIFO\_[8:0] bits of the FIFO\_STATUS1 and FIFO\_STATUS2 registers.

Using the FIFO\_WTM\_IA bit of the FIFO\_STATUS2 register, data can also be retrieved when a threshold level (WTM\_[7:0] in the FIFO\_CTRL1 register) is reached if the application requires a lower number of samples in the FIFO

If the STOP\_ON\_WTM bit of the FIFO\_CTRL2 register is set to 1, the FIFO size is limited to the value of the WTM\_[7:0] bits in the FIFO\_CTRL1 register. In this case, the FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register is set high when the number of samples in FIFO reaches or exceeds the WTM\_[7:0] value on the next FIFO write operation.

Communication speed is not very important in FIFO mode because the data collection is stopped and there is no risk of overwriting data already acquired. Before restarting the FIFO mode, it is necessary to set to bypass mode first in order to completely clear the FIFO content.

Figure 27. FIFO mode (STOP\_ON\_WTM = 0) shows an example of FIFO mode usage; the data from just one sensor are stored in the FIFO. In these conditions, the number of samples that can be stored in the FIFO buffer is 256 (with compression algorithm disabled). The FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register goes high just after the level labeled as 254 to notify that the FIFO buffer will be completely filled at the next FIFO write operation. After the FIFO is full (FIFO\_DIFF\_8 = 1), the data collection stops.




Figure 27. FIFO mode (STOP ON WTM = 0)

AN5763 - Rev 4 page 109/147



### 9.7.3 Continuous mode

In continuous mode, the FIFO continues filling. When the buffer is full, the FIFO index restarts from the beginning, and older data are replaced by the new data. The oldest values continue to be overwritten until a read operation frees FIFO slots. The host processor reading speed is important in order to free slots faster than new data is made available. To stop this configuration, bypass mode must be selected.

Follow these steps for continuous mode configuration (if the accelerometer/gyroscope data-ready is used as the FIFO trigger):

- 1. Enable the sensor data to be stored in FIFO with the corresponding batch data rate (if configurable).
- 2. Set the FIFO MODE [2:0] field in the FIFO CTRL4 register to 110 to enable FIFO mode.

When this mode is selected, the FIFO collects data continuously. The FIFO\_STATUS1 and FIFO\_STATUS2 registers are updated according to the number of samples stored. When the next FIFO write operation makes the FIFO completely full or generates a FIFO overrun, the FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register goes to 1. The FIFO\_OVR\_IA and FIFO\_OVR\_LATCHED bits in the FIFO\_STATUS2 register indicates when at least one FIFO word has been overwritten to store the new data. Data can be retrieved after the FIFO\_FULL\_IA event by reading the FIFO\_DATA\_OUT (from 78h to 7Eh) registers for the number of times specified by the DIFF\_FIFO\_[8:0] bits in the FIFO\_STATUS1 and FIFO\_STATUS2 registers. Using the FIFO\_WTM\_IA bit of the FIFO\_STATUS2 register, data can also be retrieved when a threshold level (WTM\_[7:0] in the FIFO\_CTRL1 register) is reached. If the STOP\_ON\_WTM bit of the FIFO\_CTRL2 register is set to 1, the FIFO size is limited to the value of the WTM\_[7:0] bits in the FIFO\_CTRL1 register. In this case, the FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register goes high when the number of samples in FIFO reaches or overcomes the WTM\_[7:0] value at the next FIFO write operation.

Figure 28. Continuous mode shows an example of the continuous mode usage. In the example, data from just one sensor are stored in the FIFO and the FIFO samples are read on the FIFO\_FULL\_IA event and faster than 1 \* ODR so that no data is lost. In these conditions, the number of samples stored is 255.




Figure 28. Continuous mode

AN5763 - Rev 4 page 110/147



### 9.7.4 Continuous-to-FIFO mode

This mode is a combination of the continuous and FIFO modes previously described. In continuous-to-FIFO mode, the FIFO buffer starts operating in continuous mode and switches to FIFO mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2\_SINGLE\_TAP bit of the MD2\_CFG register has to be set to 1.
- Double tap: event detection has to be configured and the INT2\_DOUBLE\_TAP bit of the MD2\_CFG register
  has to be set to 1.
- Free-fall: event detection has to be configured and the INT2\_FF bit of the MD2\_CFG register has to be set to 1.
- Wake-up: event detection has to be configured and the INT2\_WU bit of the MD2\_CFG register has to be set to 1.
- 6D: event detection has to be configured and the INT2\_6D bit of the MD2\_CFG register has to be set to 1.

Continuous-to-FIFO mode is sensitive to the edge of the interrupt signal. At the first interrupt event, FIFO changes from continuous mode to FIFO mode and maintains it until bypass mode is set.




Figure 29. Continuous-to-FIFO mode

Follow these steps for continuous-to-FIFO mode configuration (if the accelerometer/gyroscope data-ready is used as the FIFO trigger):

- 1. Configure one of the events as previously described.
- 2. Enable the sensor data to be stored in FIFO with the corresponding batch data rate (if configurable).
- 3. Set the FIFO\_MODE\_[2:0] bits in the FIFO\_CTRL4 register to 011 to enable FIFO continuous-to-FIFO mode. In continuous-to-FIFO mode the FIFO buffer continues filling. When the FIFO is full or overrun at the next FIFO write operation, the FIFO\_FULL\_IA bit goes high.

If the STOP\_ON\_WTM bit of the FIFO\_CTRL2 register is set to 1, the FIFO size is limited to the value of the WTM\_[7:0] bits in the FIFO\_CTRL1 register. In this case, the FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register goes high when the number of samples in FIFO reaches or exceeds the WTM\_[7:0] value at the next FIFO write operation.

When the trigger event occurs, two different cases can be observed:

- 1. If the FIFO buffer is already full, it stops collecting data at the first sample after the event trigger. The FIFO content is composed of the samples collected before the event.
- 2. If FIFO buffer is not full yet, it continues filling until it becomes full and then it stops collecting data.

Continuous-to-FIFO can be used in order to analyze the history of the samples which have generated an interrupt. The standard operation is to read the FIFO content when the FIFO mode is triggered and the FIFO buffer is full and stopped.

AN5763 - Rev 4 page 111/147



### 9.7.5 Bypass-to-continuous mode

This mode is a combination of the bypass and continuous modes previously described. In bypass-to-continuous mode, the FIFO buffer starts operating in bypass mode and switches to continuous mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2\_SINGLE\_TAP bit of the MD2\_CFG register has to be set to 1.
- Double tap: event detection has to be configured and the INT2\_DOUBLE\_TAP bit of the MD2\_CFG register
  has to be set to 1.
- Free-fall: event detection has to be configured and the INT2\_FF bit of the MD2\_CFG register has to be set to 1.
- Wake-up: event detection has to be configured and the INT2\_WU bit of the MD2\_CFG register has to be set to 1.
- 6D: event detection has to be configured and the INT2\_6D bit of the MD2\_CFG register has to be set to 1.

Bypass-to-continuous mode is sensitive to the edge of the interrupt signal. At the first interrupt event, FIFO changes from bypass mode to continuous mode and maintains it until bypass mode is set.

Follow these steps for bypass-to-continuous mode configuration (if the accelerometer / gyroscope data-ready is used as the FIFO trigger):

- 1. Configure one of the events as previously described.
- 2. Enable the sensor data to be stored in FIFO with the corresponding batch data rate (if configurable).
- 3. Set the FIFO\_MODE\_[2:0] bits in the FIFO\_CTRL4 register to 100 to enable FIFO bypass-to-continuous mode.

Once the trigger condition appears and the buffer switches to continuous mode, the FIFO buffer continues filling. When the next stored set of data makes the FIFO full or overrun, the FIFO FULL IA bit is set high.

Bypass-to-continuous can be used in order to start the acquisition when the configured interrupt is generated.




Figure 30. Bypass-to-continuous mode

AN5763 - Rev 4 page 112/147



### 9.7.6 Bypass-to-FIFO mode

This mode is a combination of the bypass and FIFO modes previously described. In bypass-to-FIFO mode, the FIFO buffer starts operating in bypass mode and switches to FIFO mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2\_SINGLE\_TAP bit of the MD2\_CFG register has to be set to 1.
- Double tap: event detection has to be configured and the INT2\_DOUBLE\_TAP bit of the MD2\_CFG register
  has to be set to 1.
- Free-fall: event detection has to be configured and the INT2\_FF bit of the MD2\_CFG register has to be set to 1
- Wake-up: event detection has to be configured and the INT2\_WU bit of the MD2\_CFG register has to be set to 1.
- 6D: event detection has to be configured and the INT2\_6D bit of the MD2\_CFG register has to be set to 1.

Bypass-to-FIFO mode is sensitive to the edge of the interrupt signal. At the first interrupt event, FIFO changes from bypass mode to FIFO mode and maintains it until ypass mode is set.

Follow these steps for ypass-to-FIFO mode configuration (if the accelerometer / gyroscope data-ready is used as the FIFO trigger):

- 1. Configure one of the events as previously described.
- 2. Enable the sensor data to be stored in FIFO with the corresponding batch data rate (if configurable).
- 3. Set the FIFO MODE [2:0] bits in the FIFO CTRL4 register to 111 to enable FIFO bypass-to-FIFO mode.

Once the trigger condition appears and the buffer switches to FIFO mode, the FIFO buffer starts filling. When the next stored set of data makes the FIFO full or overrun, the FIFO\_FULL\_IA bit is set high and the FIFO stops.

Bypass-to-FIFO can be used in order to analyze the history of the samples which have generated an interrupt.




Figure 31. Bypass-to-FIFO mode

AN5763 - Rev 4 page 113/147



### 9.7.7 ContinuousWTM-to-full mode

This mode is similar to continuous-to-FIFO mode previously described, with the following additional behaviors:

- When in continuous mode, the FIFO size is automatically limited according to the selected FIFO threshold level (WTM\_[7:0] field of the FIFO\_CTRL1 register), and for this reason it is referred to as "continuousWTM" mode. When in this mode, the FIFO full event is internally masked.
- When in FIFO mode, the FIFO size is no longer limited to the selected FIFO threshold level, and for this
  reason it is referred to as "full" mode. When in this mode, the FIFO full event is no longer internally
  masked.

In continuousWTM-to-full mode, the FIFO buffer starts operating in continuousWTM mode and switches to full mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2\_SINGLE\_TAP bit of the MD2\_CFG register has to be set to 1.
- Double tap: event detection has to be configured and the INT2\_DOUBLE\_TAP bit of the MD2\_CFG register
  has to be set to 1.
- Free-fall: event detection has to be configured and the INT2\_FF bit of the MD2\_CFG register has to be set to 1.
- Wake-up: event detection has to be configured and the INT2\_WU bit of the MD2\_CFG register has to be set to 1.
- 6D: event detection has to be configured and the INT2\_6D bit of the MD2\_CFG register has to be set to 1.

ContinuousWTM-to-full mode is sensitive to the edge of the interrupt signal. At the first interrupt event, FIFO changes from continuousWTM mode to full mode and maintains it until bypass mode is set.

Follow these steps for continuousWTM-to-full mode configuration (if the accelerometer/gyroscope data-ready is used as the FIFO trigger):

- 1. Configure one of the events as previously described.
- 2. Enable the sensor data to be stored in FIFO with the corresponding batch data rate (if configurable).
- Set the FIFO\_MODE\_[2:0] field in the FIFO\_CTRL4 register to 010 to enable FIFO continuousWTM-to-full mode.

In continuousWTM-to-full mode the FIFO buffer continues filling. When the FIFO is full or overrun at the next FIFO write operation (as indicated above, the FIFO size is automatically limited to the value of the WTM\_[7:0] field in the FIFO\_CTRL1 register), the FIFO\_FULL\_IA bit does not go high, since it is internally masked. When the trigger event occurs, the FIFO buffer size is no longer limited to the value of the WTM\_[7:0] field in the FIFO\_CTRL1 register and it continues filling until it becomes full and then it stops collecting data.

ContinuousWTM-to-full mode can be used in order to analyze the history of both the samples which have generated an interrupt and the samples right after the interrupt generation. The standard operation is to read the FIFO content when the FIFO mode is triggered and the FIFO buffer is full and stopped.

FIFO word F254 F255 F253 3 5 256 257 258 FIFO read FIFO FULL IA Interrupt event ContinuousWTM-to-full FIFO Start FIFO **FIFO** switches mode enabled to "full" mode stops (FIFO size = WTM\_[7:0]) (FIFO size = 256)

Figure 32. ContinuousWTM-to-full mode

AN5763 - Rev 4 page 114/147



### 9.8 Retrieving data from the FIFO

When FIFO is enabled and the mode is different from bypass, reading the FIFO output registers return the oldest FIFO sample set. Whenever these registers are read, their content is moved to the SPI/I²C/MIPI I3C<sup>SM</sup> output buffer.

FIFO slots are ideally shifted up one level in order to release room for a new sample, and the FIFO output registers load the current oldest value stored in the FIFO buffer.

One way to retrieve data from the FIFO is the following:

- 1. Read the FIFO\_STATUS1 and FIFO\_STATUS2 registers to check how many words are stored in the FIFO. This information is contained in the DIFF\_FIFO\_[8:0] field.
- 2. For each word in FIFO, read the FIFO word (tag and output data) and interpret it on the basis of the FIFO tag.
- 3. Go to step 1.

The entire FIFO content is retrieved by performing a certain number of read operations from the FIFO output registers until the buffer becomes empty (DIFF\_FIFO\_[8:0] bits of the FIFO\_STATUS1 and FIFO\_STATUS2 register are equal to 0).

FIFO can be read when it is empty. In this case, the FIFO word is marked by the specific empty tag.

FIFO output data must be read with multiple of 7 bytes reads starting from the FIFO\_DATA\_OUT\_TAG register. The rounding function from address FIFO\_DATA\_OUT\_Z\_H to FIFO\_DATA\_OUT\_TAG is done automatically in the device, in order to allow reading many words with a unique multiple read operation. In this case, it is recommended to retrieve the data from the FIFO as follows:

- 1. Read the FIFO\_STATUS1 and FIFO\_STATUS2 registers to check how many words are stored in the FIFO. This information is contained in the DIFF\_FIFO\_[8:0] field.
- 2. Read DIFF\_FIFO + N words with a multiple operation (that is, (DIFF\_FIFO + N) \* 7 bytes), where N is chosen in order to make sure that the FIFO has been emptied.
- 3. If the data read from the FIFO do not contain data marked with the empty tag, then read N additional samples in order to empty the FIFO.

AN5763 - Rev 4 page 115/147



### 9.9 FIFO watermark threshold

The FIFO threshold is a functionality of the LSM6DSV16X FIFO which can be used to check when the number of samples in the FIFO reaches a defined watermark threshold level.

The bits WTM\_[7:0] in the FIFO\_CTRL1 register contain the watermark threshold level. The resolution of the WTM\_[7:0] field is 7 bytes, corresponding to a complete FIFO word. So, the user can select the desired level in a range between 0 and 255.

The bit FIFO\_WTM\_IA in the FIFO\_STATUS2 register represents the watermark status. This bit is set high if the number of words in the FIFO reaches or exceeds the watermark level. FIFO size can be limited to the threshold level by setting the STOP\_ON\_WTM bit in the FIFO\_CTRL2 register to 1.





Figure 33. FIFO threshold (STOP\_ON\_WTM = 0)

Figure 33. FIFO threshold (STOP\_ON\_WTM = 0) shows an example of FIFO threshold level usage when just accelerometer (or gyroscope) data are stored. The STOP\_ON\_WTM bit set to 0 in the FIFO\_CTRL2 register. The threshold level is set to 21 through the WTM\_[7:0] bits. The FIFO\_WTM\_IA bit of the FIFO\_STATUS2 register rises after the 21<sup>st</sup> level has been reached (21 words in the FIFO). Since the STOP\_ON\_WTM bit is set to 0, the FIFO does not stop at the 21<sup>st</sup> set of data, but keeps storing data until the FIFO\_FULL\_IA flag is set high.

AN5763 - Rev 4 page 116/147



Figure 34. FIFO threshold (STOP ON WTM = 1) in FIFO mode






Figure 34. FIFO threshold (STOP\_ON\_WTM = 1) in FIFO mode shows an example of FIFO threshold level usage in FIFO mode with the STOP\_ON\_WTM bit set to 1 in the FIFO\_CTRL2 register. Just accelerometer (or gyroscope) data are stored in this example. The threshold level is set to 21 through the WTM\_[7:0] bits and defines the current FIFO size. In FIFO mode, data are stored in the FIFO buffer until the FIFO is full. The FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register rises when the next data stored in the FIFO generates the FIFO full or overrun condition. The FIFO\_WTM\_IA bit of the FIFO\_STATUS2 register goes high when the FIFO is full.

Figure 35. FIFO threshold (STOP\_ON\_WTM = 1) in continuous mode




Figure 35. FIFO threshold (STOP\_ON\_WTM = 1) in continuous mode shows an example of FIFO threshold level usage in continuous mode with the STOP\_ON\_WTM bit set to 1 in the FIFO\_CTRL2 register. Just accelerometer (or gyroscope) data are stored in this example. The threshold level is set to 21 through the WTM\_[7:0] bits. The FIFO\_FULL\_IA bit of the FIFO\_STATUS2 register rises when the next data stored in the FIFO makes the FIFO full. The FIFO\_WTM\_IA bit of the FIFO\_STATUS2 goes high when the FIFO is full. If data are not retrieved from FIFO, new data (labeled as sample 21) overrides the older data stored in FIFO (labeled as sample F0).

AN5763 - Rev 4 page 117/147



### 9.10 FIFO compression

FIFO compression is an embedded algorithm that allows storing up to 3 times the number of accelerometer and gyroscope data in FIFO. The compression algorithm automatically analyzes the slope of the sensor waveform and applies the compression of data in FIFO on the basis of the slope (difference between two consecutive samples).

FIFO compression can be enabled on accelerometer and gyroscope data in FIFO by setting both the FIFO\_COMPR\_EN bit in the EMB\_FUNC\_EN\_B embedded function register and the FIFO\_COMPR\_RT\_EN bit in the FIFO\_CTRL2 register. When active, the compression affects both accelerometer and gyroscope data and the level of compression is independent.

The accelerometer and gyroscope batch data rate (BDR) can be configured independently, but the compression algorithm is not supported if the accelerometer and/or the gyroscope are batched at a rate greater than 1920 Hz. FIFO compression supports three different levels of compression:

- NC, not compressed. If the difference between the actual and previous data is higher than 128 LSB, then
  one sensor sample is stored in one FIFO word.
- 2xC, low compression. If the difference between the actual and previous data between 16 and 128 LSB, then two sensor samples are stored in one FIFO word.
- 3xC, high compression. If the difference between the actual and previous data is less than 16 LSB, then three sensor samples are stored in one FIFO word.

AN5763 - Rev 4 page 118/147



### 9.10.1 Time correlation

There are five different tags (for each main sensor) depending on the degree of compression:

- NC, noncompressed, associated to the actual time slot
- NC T 2, noncompressed, associated to two times the previous time slot
- NC T 1, noncompressed, associated to the previous time slot
- 2xC, low compression
- 3xC, high compression

All NC tags are useful in understanding the time slot correlation. By decoding the sensor tag, it is possible to understand the time frame in which the data was generated.

At the first batch event, the compression algorithm writes a noncompressed word (NC) in FIFO. After that, the algorithm analyzes the slope of the waveforms and three FIFO entries are possible:

- 3xC data written, which contains diff(i), diff(i − 1) and diff(i − 2)
- 2xC data written, which contains diff(i − 1) and diff(i − 2)
- NC T 2 data written, which contains data(i 2)

3xC

Noncompressed tag sensor NC\_T\_1 could be written when a configuration change occurs or when the user wants to temporarily disable the runtime FIFO compression by deasserting the FIFO\_COMPR\_RT\_EN bit in the FIFO\_CTRL2 register.

The table below summarizes the data and time slot associated for each tag.

Tag sensor	Time slot data
NC	data(i)
NC_T_1	data(i - 1)
NC_T_2	data(i - 2)
2xC	diff(i - 2), diff(i - 1)

diff(i - 2), diff(i - 1), diff(i)

Table 96. FIFO compression tags and associated data

As shown in Table 96, using FIFO compression introduces a latency of 2 / BDR, since the compression acts on a window of three BDR.

AN5763 - Rev 4 page 119/147



### 9.10.2 Data format

A FIFO word of a compressed data contains the information of its slope with respect to its previous data:

$$data(i) = diff(i) + data(i-1)$$

Thus, the last decoded data, data(i-1) in the formula above, must be saved when performing the decompression task.

The following table summarizes the output data format in FIFO for 2xC compressed data.

Table 97. 2xC compressed data output data format in FIFO

Data	Formula
diffx(i – 2)	8bit_signed(FIFO_DATA_OUT_X_L)
diffy(i – 2)	8bit_signed(FIFO_DATA_OUT_X_H)
diffz(i – 2)	8bit_signed(FIFO_DATA_OUT_Y_L)
diffx(i – 1)	8bit_signed(FIFO_DATA_OUT_Y_H)
diffy(i – 1)	8bit_signed(FIFO_DATA_OUT_Z_L)
diffz(i – 1)	8bit_signed(FIFO_DATA_OUT_Z_H)

The following table summarizes the output data format in FIFO for 3xC compressed data.

Table 98. 3xC compressed data output data format in FIFO

Data	Formula
diffx(i – 2)	5bit_signed(FIFO_DATA_OUT_X[4:0])
diffy(i – 2)	5bit_signed(FIFO_DATA_OUT_X[9:5])
diffz(i – 2)	5bit_signed(FIFO_DATA_OUT_X[14:10])
diffx(i – 1)	5bit_signed(FIFO_DATA_OUT_Y[4:0])
diffy(i – 1)	5bit_signed(FIFO_DATA_OUT_Y[9:5])
diffz(i – 1)	5bit_signed(FIFO_DATA_OUT_Y[14:10])
diffx(i)	5bit_signed(FIFO_DATA_OUT_Z[4:0])
diffy(i)	5bit_signed(FIFO_DATA_OUT_Z[9:5])
diffz(i)	5bit_signed(FIFO_DATA_OUT_Z[14:10])

### In the table above:

- FIFO\_DATA\_OUT\_X[15:0] = FIFO\_DATA\_OUT\_X\_L + FIFO\_DATA\_OUT\_X\_H << 8
- FIFO\_DATA\_OUT\_Y[15:0] = FIFO\_DATA\_OUT\_Y\_L + FIFO\_DATA\_OUT\_Y\_H << 8</li>
- FIFO\_DATA\_OUT\_Z[15:0] = FIFO\_DATA\_OUT\_Z\_L + FIFO\_DATA\_OUT\_Z\_H << 8</li>

AN5763 - Rev 4 page 120/147



### 9.10.3 Disabling FIFO compression at runtime

The FIFO compression introduces a latency of 2 / BDR in the writing of the sensor in FIFO. Using FIFO compression is not indicated when user want to flush FIFO with low latency.

In case both high latency and low latency can be used, FIFO can be configured in the more convenient way also at runtime.

The FIFO\_COMPR\_RT\_EN bit can be changed at runtime in order to move from an enabled compression algorithm to a disabled compression algorithm (without latency). The switching is managed as a device configuration change. FIFO writes the CFG-Change sensor at the first BDR event after the change. In that case, all data not yet stored are written at the same time slot with tag NC, NC\_T\_2 or NC\_T\_1.

The table below shows an example of a runtime disabled compression algorithm. In this case, a main sensor, CFG-Change sensor and timestamp sensor are supposed to be batched in FIFO. FIFO compression is runtime disabled between time instant t(i-1) and time instant t(i). As explained above, all data that are not yet stored are written to the same slot preceded by CFG-Change and timestamp sensors.

Table 99. Example of disabled runtime compression

Time	FIFO_COMPR_RT_EN	Sensor	FIFO_DATA_OUT
	1		
t(i-3)	1	3xC	diff(i-5), diff(i-4), diff(i-3)
t(i-2)	1	-	-
t(i-1)	1	-	-
Async event	0	-	-
	0	CFG_Change	CFG-change data
		Timestamp	Timestamp data
t(i)		NC_T_2	data(i-2)
		NC_T_1	data(i-1)
		NC	data(i)
t(i+1)	0	NC	data(i+1)
t(i+2)	0	NC	data(i+2)

AN5763 - Rev 4 page 121/147



### 9.10.4 CFG-Change sensor with FIFO compression enabled

When a change of configuration is applied to the device, the application processor must discriminate the data of previous configurations with the data of the new configuration. For this task, the same approach as the FIFO\_COMPR\_RT\_EN change is applied as shown in the table below. In this case, a main sensor, CFG-Change sensor and timestamp sensor are supposed to be batched in FIFO. A new device configuration is applied between time instant t(i-1) and time instant t(i). As explained, all data that are not yet stored are written to the same slot preceded by the CFG-Change and timestamp sensors. After that, the FIFO compression algorithm restarts to operate as expected.

Time	FIFO_COMPR_RT_EN	Sensor	FIFO_DATA_OUT
	1		
t(i-3)	1	3xC	diff(i-5), diff(i-4), diff(i-3)
t(i-2)	1	-	-
t(i-1)	1	-	-
Async event (CFG-change)	1	-	-
		CFG_Change	CFG-change data
		Timestamp	Timestamp data
t(i)	1	NC_T_2	data(i-2)
		NC_T_1	data(i-1)
		NC	data(i)
t(i+1)	1	-	-
t(i+2)	1	-	-
t(i+3)	1	3xC	diff(i+1), diff(i+2), diff(i+3)

Table 100. Example of device configuration change with FIFO compression enabled

### 9.10.5 Noncompressed data rate

A compression algorithm can be configured in order to guarantee writing of noncompressed data with a certain periodicity (8, 16, 32 BDR events) through the UNCOMPR\_RATE\_[1:0] field in FIFO\_CTRL2.

The usage of the noncompressed data rate in FIFO can be useful for data reconstruction when there is a possibility of FIFO overrun events: if an overrun occurs and the reference noncompressed data is overwritten, it is not possible to reconstruct the current data until new noncompressed data is written in FIFO. The UNCOMPR\_RATE\_[1:0] field configures the compression algorithm to write noncompressed data at a specific rate, in order to be sure to have at least one noncompressed data every 8, 16, or 32 samples.

UNCOPTR_RATE_[1:0]	NC data write
00	NC data is not forced
01	NC data each 8 BDR
10	NC data each 16 BDR
11	NC data each 32 BDR

Table 101. UNCOPTR\_RATE configuration

### 9.10.6 FIFO compression initialization

When FIFO is set in bypass mode, the compression algorithm must be reinitialized by asserting the FIFO\_COMPR\_INIT bit in the EMB\_FUNC\_INIT\_B embedded functions register.

AN5763 - Rev 4 page 122/147



### 9.10.7 FIFO compression example

The following table provides a basic numerical example of the data that could be read from the FIFO when the compression feature is enabled. In this example, the accelerometer sensor only is stored in FIFO and it is configured with a full scale of  $\pm 2~g$ .

FIFO\_DATA\_OUT registers Data analysis **Acceleration** Acceleration Acceleration **Time** Latency TAG X L ХН ΥL Y H Z L ZΗ Compression [n/ SENSOR\_[4:0] [n/ODR] [LSB] ODR] [LSB] [LSB] 0x02 0x00 0x85 0x3C NC 335 132 15493 0 0 0x4F 0x010x84 2 3 0x06 0x61 0x01 0x96 0x00 0x86 0x40 NC\_T\_2 353 150 16518 4 0x09 0x5C 3xC 2 0x0B 0x43 0x0D 0x330xF8 349 144 16520 352 154 16523 1 339 155 16521 0 0x03 0xEC 0xC2 0x03 7 0x09 0x9E 0x04 3xC 337 159 16522 2 340 159 16517 1 342 157 16517 n 2 10 80x0 0xFB 0x0A 0x15 0x0E 0xEE 0xF0 2xC 337 167 16538 351 149 16522 1 0x09 0xD8 0x97 3xC 16512 2 12 0x800x64 0x20 0x2B 351 153 355 156 16520 1 346 152 16530 0

Table 102. FIFO compression example

At the first batch event, the compression algorithm writes a noncompressed word (NC) without latency in FIFO. After that, the algorithm analyzes the slope of the waveforms and three possible FIFO entries are possible: 3xC, 2xC, NC\_T\_2. Noncompressed words with the NC\_T\_1 tag are not present in this example since there is no runtime configuration change.

The second sample stored in FIFO is a noncompressed word with latency of 2 samples (NC\_T\_2): this FIFO entry contains the entire accelerometer data (without any compression).

Then, since the accelerometer data slope is low, the compression algorithm starts to compress accelerometer data: accelerometer data should be reconstructed starting from the latest sample just before the current one (the first compressed data is expressed as the difference from the NC\_T\_2 data, the second compressed data is expressed as the difference from the first compressed data, and so on).

As shown in the example, the compression algorithm works with a three-level depth buffer: if a 2xC compression level is written in FIFO, only the previous data (latency 1) and two times the previous data (latency 2) are stored in the FIFO word.

From the example, the benefit of FIFO compression is also shown: the samples are written in FIFO at interlaced ODR, thus limiting intervention by the host processor even more than normal FIFO usage.

AN5763 - Rev 4 page 123/147



### 9.11 Timestamp correlation

It is possible to reconstruct the timestamp of FIFO stream with three different approaches:

- 1. Basic, using only timestamp sensor information
- 2. Memory-saving, based on the TAG CNT field in FIFO DATA OUT TAG
- 3. Hybrid, based on combined usage of the TAG CNT field and decimated timestamp sensor

The basic approach guarantees the highest precision in timestamp reconstruction but wastes a lot of memory space available in FIFO. The timestamp sensor is written in FIFO at each time slot. If the overrun condition occurs, the correct procedure to retrieve the data from FIFO is to discard each data read before a new timestamp sensor.

The memory-saving approach uses only the TAG\_CNT information and, when the TAG\_CNT value increases, the timestamp stored at the software layer should be updated as follows:

$$timestamp = timestamp \Big(i-1\Big) + \frac{1}{BDR\_MAX}$$

The memory-saving approach allows the user to maximize the data stored in FIFO. With this method all the timestamp correlation is forwarded to the application processor.

This approach is not recommended when the overrun condition can occur.

The hybrid approach is a trade-off and a combination of the two previous solutions. The timestamp is configured to be written in FIFO with decimation. When the TAG\_CNT value increases, the timestamp stored at the software layer should be updated as in the memory-saving approach, while when the timestamp sensor is read, the timestamp stored at the software layer should be realigned with the correct value from the sensor.

AN5763 - Rev 4 page 124/147



### 10 Temperature sensor

The device is provided with an internal temperature sensor that is suitable for ambient temperature measurement. If both the accelerometer and the gyroscope sensors are in power-down mode, the temperature sensor is off. The maximum output data rate of the temperature sensor is 60 Hz and its value depends on how the accelerometer and gyroscope sensors are configured:

- If the accelerometer is configured in low-power mode, it is the only active sensor (ODR\_G = 0000, ODR\_G\_EIS = 00, OIS\_G\_EN = 0, and OIS\_XL\_EN = 0), and its ODR is lower than 60 Hz, the temperature data rate is equal to the configured accelerometer ODR.
- The temperature data rate is equal to 60 Hz for any other configuration.

For the temperature sensor, the data-ready signal is represented by the TDA bit of the STATUS\_REG register. The signal can be driven to the INT2 pin by setting the INT2 DRDY TEMP bit of the CTRL4 register to 1.

The temperature data is given by the concatenation of the OUT\_TEMP\_H and OUT\_TEMP\_L registers and it is represented as a number of 16 bits in two's complement format with a sensitivity of 256 LSB/°C. The output zero level corresponds to 25°C.

Temperature sensor data can also be stored in FIFO with a configurable batch data rate (see Section 9: First-in, first out (FIFO) buffer for details).

### 10.1 Example of temperature data calculation

The following table provides a few basic examples of the data that is read from the temperature data registers at different ambient temperature values. The values listed in this table are given under the hypothesis of perfect device calibration (that is, no offset, no gain error, and so forth).

 Register address

 OUT\_TEMP\_H (21h)
 OUT\_TEMP\_L (20h)

 0°C
 E7h
 00h

 25°C
 00h
 00h

 50°C
 19h
 00h

Table 103. Content of output data registers vs. temperature

AN5763 - Rev 4 page 125/147




### 11 Analog hub and Qvar functionality

The LSM6DSV16X embeds an analog hub (AH) chain which provides the capability to connect an external analog input and convert it to a digital signal for processing. The same analog chain can be used to implement the Qvar (electric charge variation detection) functionality by connecting external electrodes and an electronic signal conditioning circuit. The external electrodes have to be connected to pin 2 (SDx/AH1/Qvar1) and/or pin 3 (SCx/AH2/Qvar2), so the I²C-master interface (mode 2) and the auxiliary SPI (mode 3) are not available when Qvar is used. Figure 36 provides an example of a test circuit.

Note: The Qvar functionality is available in mode 1 connection mode for the I<sup>2</sup>C interface only.

Figure 36. Qvar external connections



(1) ST ESDALCL5-1BM2 is referenced as an ST catalog product but similar features of other ESD diodes also can be used.

In the LSM6DSV16X, the analog hub / Qvar has a dedicated channel that can be activated by setting the AH QVAR EN bit to 1 in the CTRL7 register.

Note:

When the analog hub / Qvar channel is enabled, the accelerometer sensor must be set in high-performance mode or in normal mode.

The analog hub / Qvar data-ready signal is represented by the AH\_QVARDA bit of the STATUS\_REG register. This signal can be driven to the INT2 pin by setting the INT2\_DRDY\_AH\_QVAR bit to 1 in the CTRL7 register. Analog hub / Qvar data are available as a 16-bit word in two's complement in the AH\_QVAR\_OUT\_L and AH\_QVAR\_OUT\_H registers at a fixed rate of 240 Hz (typical). They can also be processed by MLC/FSM logic. The equivalent input impedance of the analog hub / Qvar buffers can be selected by properly setting the AH\_QVAR\_C\_ZIN\_[1:0] bits in the CTRL7 register (00: 2.4 G $\Omega$  (default); 01: 730 M $\Omega$ ; 10: 300 M $\Omega$ ; 11: 235 M $\Omega$ ). Additional details about Qvar are available in the application note AN5755 on www.st.com.

AN5763 - Rev 4 page 126/147



### 12 Self-test

The embedded self-test functions allow checking the device functionality without moving it. The self-test limits (minimum and maximum possible values of the self-test difference) are indicated in the datasheet.

### 12.1 Accelerometer self-test (UI) – mode 1, 2

When the accelerometer self-test is enabled, an actuation force is applied to the sensor, simulating a definite input acceleration. In this case, the sensor outputs exhibit a change in their DC levels which are related to the selected full scale through the sensitivity value.

When the device is configured in mode 1 or mode 2, the accelerometer self-test function can be configured from the primary interface only. It is off when the ST\_XL\_[1:0] bits of the CTRL10 register are programmed to 00. It is enabled when the ST\_XL [1:0] bits are set to 01 (positive sign self-test) or 10 (negative sign self-test).

When the accelerometer self-test is activated, the sensor output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force.

The complete accelerometer self-test procedure in mode 1 or mode 2 is indicated in Figure 37. Accelerometer self-test procedure (UI).

AN5763 - Rev 4 page 127/147

Figure 37. Accelerometer self-test procedure (UI)



Note: All the read/write operations in this procedure must be performed **over the primary I**<sup>2</sup>**C / SPI / I3C interface** 

```
Write 05h to CTRL1 (10h)
Write 00h to CTRL2 (11h)
Write 44h to CTRL3 (12h)
Write 00h to CTRL4 (13h)
Write 00h to CTRL5 (14h)
Write 00h to CTRL6 (15h)
Write 00h to CTRL7 (16h)
Write 01h to CTRL8 (17h)
Write 00h to CTRL9 (18h)
Write 00h to CTRL10 (19h)
→ Initialize and turn on the sensor
\rightarrow Set BDU = 1, ODR = 60 Hz, FS = 4 q
Power up, wait 100 ms for stable output
Check XLDA in STATUS_REG (1Eh) – accelerometer data-ready bit
→ Reading OUTX_A / OUTY_A / OUTZ_A clears XLDA, wait for the first sample
Read OUTX_A (28h / 29h), OUTY_A (2Ah / 2Bh), OUTZ_A (2Ch / 2Dh)
→ Discard data
For 5 times, after checking the XLDA bit, read the output registers
Read OUTX_L_A (28h), OUTX_H_A (29h): Store data in OUTX_NOST
Read OUTY L A (2Ah), OUTY H A (2Bh): Store data in OUTY NOST
Read OUTZ_L_A (2Ch), OUTZ_H_A (2Dh): Store data in OUTZ_NOST
The 16-bit data is expressed in two's complement.
Average the stored data on each axis
Write 01h to CTRL10 (19h) → Enable accelerometer self-test
Wait 100 ms for stable output
```

Accelerometer UI self-test mode 1 and mode 2

Check XLDA in STATUS REG (1Eh) - accelerometer data-ready bit → Reading OUTX A / OUTY A / OUTZ A clears XLDA, wait for the first sample Read OUTX A (28h / 29h), OUTY A (2Ah / 2Bh), OUTZ A (2Ch / 2Dh) → Discard data For 5 times, after checking the XLDA bit, read the output registers Read OUTX\_L\_A (28h), OUTX\_H\_A (29h): Store data in OUTX\_ST Read OUTY L A (2Ah), OUTY H A (2Bh): Store data in OUTY ST Read OUTZ\_L\_A (2Ch), OUTZ\_H\_A (2Dh): Store data in OUTZ\_ST The 16-bit data is expressed in two's complement. Average the stored data on each axis  $|Min(ST_X)| \le |OUTX_ST - OUTX_NOST| \le |Max(ST_X)|$ AND  $|Min(ST_Y)| \le |OUTY_ST - OUTY_NOST| \le |Max(ST_Y)|$ AND  $|Min(ST_Z)| \le |OUTZ_ST - OUTZ_NOST| \le |Max(ST_Z)|$ YES (PASS) NO (FAIL) Write 00h to CTRL10 (19h) → Disable accelerometer self-test

Write 00h to CTRL10 (19h) → Disable accelerometer self-test
Write 00h to CTRL1 (10h) → Turn off the sensor



# 12.2 Accelerometer self-test (UI) with OIS chain on - mode 3

If the auxiliary SPI is used and both the UI chain and the OIS chain are on, the accelerometer self-test function has to be enabled from the primary interface through the ST\_XL\_[1:0] bits of the CTRL10 register. It cannot be enabled from both interfaces at the same time (forbidden condition).

The recommended accelerometer self-test procedure on the UI chain with the OIS chain on is indicated in Figure 38. Accelerometer self-test procedure (UI) with OIS chain on.


AN5763 - Rev 4 page 129/147

Figure 38. Accelerometer self-test procedure (UI) with OIS chain on

#### Notes:

- All the black colored read/write operations must be performed over the primary I<sup>2</sup>C / SPI interface
- All the blue colored read/write operations must be performed over the auxiliary SPI interface

# Accelerometer UI self-test mode 3 with both UI and OIS chains ON







### 12.3 Accelerometer self-test (OIS) – mode 3

If the auxiliary SPI is used and the UI chain is off, the accelerometer self-test function on the OIS chain can be enabled through the auxiliary SPI interface by setting the ST\_XL\_OIS\_[1:0] bits of the SPI2\_INT\_OIS register. The self-test function is off when the ST\_XL\_OIS\_[1:0] bits are programmed to 00. It is enabled when the ST\_XL\_OIS\_[1:0] bits are set to 01 (positive sign self-test) or 10 (negative sign self-test).

The complete accelerometer self-test procedure on the OIS chain with the UI chain off is indicated in Figure 39. Accelerometer self-test procedure (OIS). This procedure can be performed only if the UI chain is off (ODR\_XL\_[3:0]= 0000 in the CTRL1 register and ODR\_G\_[3:0] = 0000 in the CTRL2 register).

AN5763 - Rev 4 page 131/147



# Accelerometer OIS self-test mode 3 with OIS chain ON and UI chain OFF

### Notes:

- All the read/write operations in this procedure must be performed over the auxiliary SPI interface
- This procedure can be performed only if the <u>UI chain is off</u> (ODR XL [3:0] = 0000 in CTRL1)

Write 00h to SPI2\_INT\_OIS (6Fh)
Write 05h to SPI2\_CTRL1\_OIS (70h) (write 25h if using SPI 3-wire)
Write 00h to SPI2\_CTRL2\_OIS (71h)
Write 01h to SPI2\_CTRL3\_OIS (72h)

- → Initialize and turn on the sensor
- $\rightarrow$  FS = 4 g (ODR at 7680 Hz)

### Power up, wait 100 ms for stable output

Check XLDA in SPI2\_STATUS\_REG\_OIS (1Eh) – acc data-ready bit

→ Reading OUTX A / OUTY A / OUTZ A clears XLDA, wait for the first sample

Read OUTX\_A (28h / 29h), OUTY\_A (2Ah / 2Bh), OUTZ\_A (2Ch / 2Dh)

→ Discard data

### For 5 times, after checking the XLDA bit, read the output registers

Read OUTX\_L\_A (28h), OUTX\_H\_A (29h): Store data in OUTX\_NOST\_OIS

Read OUTY\_L\_A (2Ah), OUTY\_H\_A (2Bh): Store data in OUTY\_NOST\_OIS

Read OUTZ\_L\_A (2Ch), OUTZ\_H\_A (2Dh): Store data in OUTZ\_NOST\_OIS

The 16-bit data is expressed in two's complement.

Average the stored data on each axis

Write 01h to INT\_OIS (6Fh) → Enable accelerometer self-test
Wait 100 ms

Check XLDA in SPI2\_STATUS\_REG\_OIS (1Eh) - acc data-ready bit

→ Reading OUTX\_A / OUTY\_A / OUTZ\_A clears XLDA, wait for the first sample

Read OUTX\_A (28h / 29h), OUTY\_A (2Ah / 2Bh), OUTZ\_A (2Ch / 2Dh)
→ Discard data

### For 5 times, after checking the XLDA bit, read the output registers

Read OUTX\_L\_A (28h), OUTX\_H\_A (29h): Store data in OUTX\_ST\_OIS

Read OUTY\_L\_A (2Ah), OUTY\_H\_A (2Bh): Store data in OUTY\_ST\_OIS

Read OUTZ\_L\_A (2Ch), OUTZ\_H\_A (2Dh): Store data in OUTZ\_ST\_OIS

The 16-bit data is expressed in two's complement.

### Average the stored data on each axis

 $|\mathsf{Min}(\mathsf{ST}_\mathsf{X})| \leq |\mathsf{OUTX}_\mathsf{ST}_\mathsf{OIS} - \mathsf{OUTX}_\mathsf{NOST}_\mathsf{OIS}| \leq |\mathsf{Max}(\mathsf{ST}_\mathsf{X})|$ 

AND

 $|Min(ST_Y)| \le |OUTY_ST_OIS - OUTY_NOST_OIS| \le |Max(ST_Y)|$ 

AND

 $|Min(ST_Z)| \le |OUTZ_ST_OIS - OUTZ_NOST_OIS| \le |Max(ST_Z)|$ 



Write 00h to SPI2\_INT\_OIS (6Fh) → Disable accelerometer self-test
Write 00h to SPI2\_CTRL1\_OIS (70h) → Turn off the sensor



### 12.4 Gyroscope self-test (UI) – mode 1, 2

The gyroscope self-test allows testing the mechanical and electrical parts of the gyroscope sensor. When it is activated, an equivalent Coriolis signal is emulated at the input of the ASIC front-end and the sensor output exhibits an output change.

When the device is configured in mode 1 or mode 2, the gyroscope self-test function can be configured from the primary interface only. It is off when the ST\_G\_[1:0] bits of the CTRL10 register are programmed to 00. It is enabled when the ST\_G\_[1:0] bits are set to 01 (positive sign self-test) or 10 (negative sign self-test).

When the gyroscope self-test is active, the sensor output level is given by the algebraic sum of the signals produced by the angular rate acting on the sensor and by the electrostatic test-force.

The complete gyroscope self-test procedure in mode 1 or mode 2 is indicated in Figure 40. Gyroscope self-test procedure (UI).


AN5763 - Rev 4 page 133/147

Figure 40. Gyroscope self-test procedure (UI)

Note: All the read/write operations in this procedure must be performed over the primary I<sup>2</sup>C / SPI / I3C interface

## Write 00h to CTRL1 (10h) Write 07h to CTRL2 (11h) Write 44h to CTRL3 (12h) Write 00h to CTRL4 (13h) Write 00h to CTRL5 (14h) Write 04h to CTRL6 (15h) Write 00h to CTRL7 (16h) Write 00h to CTRL8 (17h) Write 00h to CTRL9 (18h) Write 00h to CTRL10 (19h) → Initialize and turn on the sensor → Set BDU = 1, ODR = 240 Hz, FS = 2000 dps Power up, wait 100 ms for stable output Check GDA in STATUS REG (1Eh) - Gyroscope data-ready bit → Reading OUTX\_G / OUTY\_G / OUTZ\_G clears GDA, wait for the first sample Read OUTX G (22h / 23h), OUTY G (24h / 25h), OUTZ G (26h / 27h) → <u>Discard data</u> For 5 times, after checking the GDA bit, read the output registers Read OUTX L G (22h), OUTX H G (23h): Store data in OUTX NOST Read OUTY L G (24h), OUTY H G (25h): Store data in OUTY NOST Read OUTZ\_L\_G (26h), OUTZ\_H\_G (27h): Store data in OUTZ\_NOST The 16-bit data is expressed in two's complement. Average the stored data on each axis

# Gyroscope UI self-test mode 1 and mode 2





### 12.5 Gyroscope self-test (UI) with OIS chain on - mode 3

If the auxiliary SPI is used and both the UI chain and the OIS chain are on, the gyroscope self-test function has to be enabled from the primary interface through the ST\_G\_[1:0] bits of the CTRL10 register. It cannot be enabled from both interfaces at the same time (forbidden condition).

The recommended gyroscope self-test procedure on the UI chain with the OIS chain on is indicated in Figure 41. Gyroscope self-test procedure (UI) with OIS chain on.


AN5763 - Rev 4 page 135/147

# 1

#### Notes

- All the black colored read/write operations must be performed over the primary I<sup>2</sup>C / SPI interface
- All the blue colored read/write operations must be performed over the auxiliary SPI interface

# Gyroscope UI Self-test mode 3 with both UI and OIS chains ON





### 12.6 Gyroscope self-test (OIS) – mode 3

If the auxiliary SPI is used and the UI chain is off, the gyroscope self-test function on the OIS chain can be enabled through the auxiliary SPI interface by setting the ST\_G\_OIS\_[1:0] bits of the SPI2\_INT\_OIS register. The self-test function is off when the ST\_G\_OIS\_[1:0] bits are programmed to 00. It is enabled when the ST\_G\_OIS\_[1:0] bits are set to 01 (positive sign self-test) or 11 (negative sign self-test).

The complete gyroscope self-test procedure on the OIS chain with the UI chain off is indicated in Figure 42. Gyroscope self-test procedure (OIS). This procedure can be performed only if the UI chain is off  $(ODR_XL_[3:0] = 0000$  in the CTRL1 register and  $ODR_G[3:0] = 0000$  in the CTRL2 register).

AN5763 - Rev 4 page 137/147

# Gyroscope OIS self-test mode 3 with OIS chain ON and UI chain OFF

### Notes:

- All the read/write operations in this procedure must be performed over the auxiliary SPI interface
- This procedure can be performed only if the UI chain is off (ODR G [3:0] = 0000 in CTRL2)

Write 00h to SPI2 INT OIS (6Fh) Write 03h to SPI2 CTRL1 OIS (70h) (write 23h if using SPI 3-wire) Write 04h to SPI2 CTRL2 OIS (71h) Write 00h to SPI2 CTRL3 OIS (72h)

- → Initialize and turn on the sensor
- → FS = 2000 dps (ODR at 7680 Hz)

### Power up, wait 100 ms for stable output

Check GDA in SPI2\_STATUS\_REG\_OIS (1Eh) - gyro data-ready bit

→ Reading OUTX\_G / OUTY\_G / OUTZ\_G clears GDA, wait for the first sample

Read OUTX\_G (22h / 23h), OUTY\_G (24h / 25h), OUTZ\_G (26h / 27h)

→ Discard data

### For 5 times, after checking the GDA bit, read the output registers

Read OUTX L G (22h), OUTX H G (23h): Store data in OUTX NOST OIS Read OUTY L G (24h), OUTY H G (25h): Store data in OUTY NOST OIS

Read OUTZ\_L\_G (26h), OUTZ\_H\_G (27h): Store data in OUTZ\_NOST\_OIS

The 16-bit data is expressed in two's complement.

Average the stored data on each axis

Write 04h to SPI2 INT OIS (6Fh) → Enable gyroscope self-test Wait 100 ms

Check GDA in SPI2 STATUS REG OIS (1Eh) - gyro data-ready bit

→ Reading OUTX / OUTY / OUTZ clears GDA, wait for the first sample

Read OUTX G (22h / 23h), OUTY G (24h / 25h), OUTZ G (26h / 27h) → Discard data

### For 5 times, after checking the GDA bit, read the output registers

Read OUTX\_L\_G (22h), OUTX\_H\_G (23h): Store data in OUTX\_ST\_OIS Read OUTY L G (24h), OUTY H G (25h): Store data in OUTY ST OIS Read OUTZ L G (26h), OUTZ H G (27h): Store data in OUTZ ST OIS

The 16-bit data is expressed in two's complement.

Average the stored data on each axis

 $|Min(ST_X)| \le |OUTX_ST_OIS - OUTX_NOST_OIS| \le |Max(ST_X)|$ AND

 $|Min(ST_Y)| \le |OUTY_ST_OIS - OUTY_NOST_OIS| \le |Max(ST_Y)|$ **AND** 

 $|Min(ST_Z)| \le |OUTZ_ST_OIS - OUTZ_NOST_OIS| \le |Max(ST_Z)|$ 



Write 00h to SPI2 INT OIS (6Fh) → Disable the self-test Write 00h to SPI2 CTRL1 OIS (70h) → Turn off the sensor



# **Revision history**

Table 104. Document revision history

Date	Version	Changes
04-Aug-2022	1	Initial release
		Updated title
		Added ODR_TRIG_CFG (06h) and HAODR_CFG (62h) registers, updated bit 7 of register 63h in Table 2. Registers
		Updated Section 3.1 Accelerometer power modes and output data rates, added Table 11. Accelerometer ODR selection in high-accuracy ODR mode
		Updated Section 3.2 Gyroscope power modes and output data rates, added Table 14. Gyroscope ODR selection in high-accuracy ODR mode
14-Feb-2023	2	Added Section 3.3 ODR-triggered mode
		Updated Section 3.8 Accelerometer dual-channel mode
		Added Table 47. SFLP supply current (@ Vdd = 1.8 V, T = 25°C)
		Updated step 8 in Section 6.5.1 Gyroscope bias initial value setting
		Updated Section 9.4 Main sensors and Section 9.5 Auxiliary sensors
		Updated footnotes of XL_DualC_BATCH_EN bit in Table 89. Timestamp output data format in FIFO and Table 90. CFG-Change output data format in FIFO
		Updated the limitations of high-accuracy ODR mode in Section 3.1: Accelerometer power modes and output data rates
10-Aug-2023	3	Added Note to Section 3.3: ODR-triggered mode
		Added Notes to gyroscope and accelerometer filtering chains in Section 8.1: Auxiliary SPI full control
		Updated Section 3.1: Accelerometer power modes and output data rates and Section 3.2: Gyroscope power modes and output data rates
		Updated Section 3.3: ODR-triggered mode
		Updated Section 3.8: Accelerometer dual-channel mode
		Updated Table 25. Gyroscope chain settling time in mode 1/2 (LPF1 enabled)
		Updated Section 3.11: Gyroscope EIS channel and Table 26. Gyroscope LPF_EIS filter bandwidth selection
		Updated Section 4.3.1: DRDY mask functionality
		Updated Section 4.6: Accelerometer offset registers
		Updated Section 5.3: Wake-up interrupt
		Updated Section 5.6: Activity/inactivity and motion/stationary recognition
00 Ann 2005	4	Updated Section 6.4: Timestamp
02-Apr-2025	4	Updated Section 7.2.3: SLV0_ADD (15h), SLV0_SUBADD (16h), SLV0_CONFIG (17h)
		Updated Section 8.1: Auxiliary SPI full control
		Updated Section 8.2: SPI2 registers
		Updated Table 68. LPF1 filter configuration
		Updated Section 8.5: Primary interface full control
		Updated Section 9.2.1: FIFO_CTRL1
		Updated Section 9.4: Main sensors
		Updated Section 9.6.1: External sensors and NACK sensor
		Updated Section 10: Temperature sensor
		Updated Section 12: Self-test
		Minor textual updates

AN5763 - Rev 4 page 139/147



# **Contents**

1	Pin description			
2	Regi	isters	5	
	2.1	Embedded functions registers	10	
	2.2	Embedded advanced features pages	12	
	2.3	Sensor hub registers	14	
3	Oper	rating modes	16	
	3.1	Accelerometer power modes and output data rates	16	
	3.2	Gyroscope power modes and output data rates	19	
	3.3	ODR-triggered mode	21	
	3.4	Supply current	23	
	3.5	Connection modes	23	
	3.6	Accelerometer bandwidth	24	
		3.6.1 Accelerometer slope filter	26	
	3.7	Accelerometer turn-on/off time	26	
	3.8	Accelerometer dual-channel mode	28	
	3.9	Gyroscope bandwidth	29	
	3.10	Gyroscope turn-on/off time	33	
	3.11	Gyroscope EIS channel	35	
4	Mode	le 1 - reading output data	37	
	4.1	Startup sequence	37	
	4.2	Using the status register	37	
	4.3	Using the data-ready signal	38	
		4.3.1 DRDY mask functionality	39	
	4.4	Using the block data update (BDU) feature	40	
	4.5	Understanding output data	40	
		4.5.1 Examples of output data	40	
	4.6	Accelerometer offset registers	41	
	4.7	DEN (data enable)	41	
		4.7.1 Level-sensitive trigger mode	42	
		4.7.2 Level-sensitive latched mode		
		4.7.3 LSB selection for DEN stamping	43	
5	Inter	rrupt generation	44	
	5.1	Interrupt pin configuration	45	
	5.2	Free-fall interrupt	47	



	5.3	Wake-u	p interrupt	48		
	5.4	6D/4D	orientation detection	51		
		5.4.1	6D orientation detection	51		
		5.4.2	4D orientation detection	52		
	5.5	Single-t	ap and double-tap recognition	53		
		5.5.1	Single tap	54		
		5.5.2	Double tap	55		
		5.5.3	Single-tap and double-tap recognition configuration	56		
		5.5.4	Single-tap example	58		
		5.5.5	Double-tap example	58		
	5.6	Activity/	/inactivity and motion/stationary recognition	59		
		5.6.1	Stationary/motion detection	61		
	5.7	Boot sta	atus	62		
6	Emb	edded fi	unctions	63		
	6.1	Pedome	eter functions: step detector and step counter	63		
	6.2	Significa	ant motion	66		
	6.3	Relative	e tilt	67		
	6.4	Timestamp				
	6.5 Sensor fusion functions					
		6.5.1	Gyroscope bias initial value setting			
	6.6	Embed	Ided functions additional configurations and monitoring			
7	Mode		sor hub mode			
	7.1		hub mode description			
	7.2		hub mode registers			
		7.2.1	MASTER_CONFIG (14h)			
		7.2.2	STATUS_MASTER (22h)			
		7.2.3	SLV0_ADD (15h), SLV0_SUBADD (16h), SLV0_CONFIG (17h)			
		7.2.4	SLV1_ADD (18h), SLV1_SUBADD (19h), SLV1_CONFIG (1Ah)			
		7.2.5	SLV2_ADD (1Bh), SLV2_SUBADD (1Ch), SLV2_CONFIG (1Dh)			
		7.2.6	SLV3_ADD (1Eh), SLV3_SUBADD (1Fh), SLV3_CONFIG (20h)	79		
		7.2.7	DATAWRITE_SLV0 (21h)	79		
		7.2.8	SENSOR_HUB_x registers	80		
	7.3	Sensor	hub pass-through feature	81		
	7.4	Sensor	hub mode example	81		
8	Mode		functionality			
	8.1		y SPI full control			
	8.2		gisters			



		8.2.1	SPI2_INT_OIS (6Fh)	88
		8.2.2	SPI2_CTRL1_OIS (70h)	88
		8.2.3	SPI2_CTRL2_OIS (71h)	89
		8.2.4	SPI2_CTRL3_OIS (72h)	89
		8.2.5	SPI2_STATUS_REG_OIS (1Eh)	90
	8.3	Readin	g OIS gyroscope data over the auxiliary SPI	90
	8.4	Readin	g OIS accelerometer data over the auxiliary SPI	90
	8.5	Primary	y interface full control	91
	8.6	UI / SP	I2 shared registers	91
9	First-	-in, first	-out (FIFO) buffer	92
	9.1		escription and batched sensors	
	9.2		egisters	
		9.2.1	FIFO_CTRL1	
		9.2.2	FIFO_CTRL2	
		9.2.3	FIFO_CTRL3	
		9.2.4	_ FIFO_CTRL4	
		9.2.5	COUNTER_BDR_REG1	
		9.2.6	COUNTER_BDR_REG2	
		9.2.7	FIFO_STATUS1	98
		9.2.8	FIFO_STATUS2	99
		9.2.9	FIFO_DATA_OUT_TAG	99
		9.2.10	FIFO_DATA_OUT	100
	9.3	FIFO ba	atched sensors	101
	9.4	Main se	ensors	101
	9.5	Auxiliar	ry sensors	103
	9.6		sensors	
		9.6.1	External sensors and NACK sensor	105
		9.6.2	Step counter sensor	107
		9.6.3	SFLP-generated sensors	107
		9.6.4	MLC-generated sensors	108
	9.7	FIFO m	nodes	109
		9.7.1	Bypass mode	109
		9.7.2	FIFO mode	109
		9.7.3	Continuous mode	110
		9.7.4	Continuous-to-FIFO mode	111
		9.7.5	Bypass-to-continuous mode	112
		9.7.6	Bypass-to-FIFO mode	113



		9.7.7	ContinuousWTM-to-full mode	114
	9.8	Retrievi	ng data from the FIFO	115
	9.9	FIFO wa	atermark threshold	116
	9.10	FIFO co	ompression	118
		9.10.1	Time correlation	119
		9.10.2	Data format	120
		9.10.3	Disabling FIFO compression at runtime	121
		9.10.4	CFG-Change sensor with FIFO compression enabled	122
		9.10.5	Noncompressed data rate	122
		9.10.6	FIFO compression initialization	122
		9.10.7	FIFO compression example	
	9.11	Timesta	amp correlation	124
10	Temp	erature	sensor	. 125
	10.1	Exampl	e of temperature data calculation	125
11	Analo	og hub a	and Qvar functionality	. 126
12	Self-t	est		. 127
	12.1	Acceler	ometer self-test (UI) – mode 1, 2	127
	12.2	Acceler	ometer self-test (UI) with OIS chain on - mode 3	129
	12.3	Acceler	ometer self-test (OIS) – mode 3	131
	12.4	Gyrosco	ope self-test (UI) – mode 1, 2	133
	12.5	Gyrosco	ope self-test (UI) with OIS chain on - mode 3	135
	12.6		ope self-test (OIS) – mode 3	
Rev	ision h	•		
1 7 C A	191011 1	notory.		. 10



# **List of tables**

Table 1.	Internal pin status	
Table 2.	Registers	5
Table 3.	SPI registers	9
Table 4.	Embedded functions registers	. 10
Table 5.	Embedded advanced features registers - page 0	. 12
Table 6.	Embedded advanced features registers - page 1	. 13
Table 7.	Embedded advanced features registers - page 2	. 13
Table 8.	Sensor hub registers	. 14
Table 9.	Accelerometer power modes	. 17
Table 10.	Accelerometer ODR	
Table 11.	Accelerometer ODR selection in high-accuracy ODR mode	. 18
Table 12.	Gyroscope power modes	
Table 13.	Gyroscope ODR	
Table 14.	Gyroscope ODR selection in high-accuracy ODR mode	
Table 15.	ODR-triggered mode configurability	
Table 16.	Supply current (@ Vdd = 1.8 V, T = 25°C)	
Table 17.	Accelerometer bandwidth selection in mode 1/2/3	
Table 18.	Accelerometer turn-on/off time (LPF2 and HP disabled)	
Table 19.	Accelerometer samples to be discarded	
Table 20.	Gyroscope overall bandwidth selection in mode 1/2	
Table 21.	Gyroscope low-power mode bandwidth	
Table 22.	UI chain - gyroscope overall bandwidth selection in mode 3	
Table 23.	Gyroscope turn-on/off time in mode 1/2	
Table 24.	Gyroscope samples to be discarded in mode 1/2 (LPF1 disabled)	
Table 25.	Gyroscope chain settling time in mode 1/2 (LPF1 enabled)	
Table 26.	Gyroscope LPF_EIS filter bandwidth selection	
Table 27.	Content of output data registers vs. acceleration (FS_XL = ±2 g)	
Table 28.	Content of output data registers vs. acceleration ( $FS_A = \pm 250 \text{ dps}$ )	
Table 29.	DEN configurations	
Table 30.	INT1_CTRL register	
Table 30.		
	MD1_CFG register	
Table 32.	INT2_CTRL register	
Table 33.	MD2_CFG register	
Table 34.	Free-fall threshold LSB value.	
Table 35.	Wake-up threshold resolution	
Table 36.	D6D_SRC register	
Table 37.	Threshold for 4D/6D function	
Table 38.	D6D_SRC register in 6D positions	
Table 39.	TAP_PRIORITY_[2:0] bits configuration	
Table 40.	TAP_SRC register	
Table 41.	Target accelerometer ODR configuration for inactivity event	
Table 42.	Inactivity event configuration	
Table 43.	Activity/inactivity threshold resolution	
Table 44.	EMB_FUNC_SRC embedded functions register	
Table 45.	IS_STEP_DET configuration	
Table 46.	ODR <sub>coeff</sub> values	
Table 47.	SFLP supply current (@ Vdd = 1.8 V, T = 25°C)	. 70
Table 48.	k factor	. 71
Table 49.	MASTER_CONFIG register	. 74
Table 50.	STATUS_MASTER / STATUS_MASTER_MAINPAGE register	. 75
Table 51.	SLV0_ADD register	. 76
Table 52.	SLV0_SUBADD register	. 76
Table 53.	SLV0_CONFIG register	



Table 54.	SLV1_ADD register	
Table 55.	SLV1_SUBADD register	. 77
Table 56.	SLV1_CONFIG register	. 77
Table 57.	SLV2_ADD register	. 78
Table 58.	SLV2_SUBADD register	. 78
Table 59.	SLV2_CONFIG register	. 78
Table 60.	SLV3_ADD register	. 79
Table 61.	SLV3_SUBADD register	. 79
Table 62.	SLV3_CONFIG register	. 79
Table 63.	DATAWRITE_SLV0 register	
Table 64.	Mode 3 pin description	
Table 65.	SPI2_INT_OIS register	
Table 66.	SPI2_CTRL1_OIS register	. 88
Table 67.	SPI2_CTRL2_OIS register	
Table 68.	LPF1 filter configuration	
Table 69.	SPI2_CTRL3_OIS register	. 89
Table 70.	LPF_OIS filter configuration	
Table 71.	SPI2_STATUS_REG_OIS register	. 90
Table 72.	FIFO_CTRL1 register	
Table 73.	FIFO_CTRL2 register	
Table 74.	Forced noncompressed data write configurations	. 95
Table 75.	FIFO_CTRL3 register	. 96
Table 76.	Accelerometer batch data rate	. 96
Table 77.	Gyroscope batch data rate	
Table 78.	Timestamp batch data rate	. 97
Table 79.	Temperature sensor batch data rate	. 97
Table 80.	FIFO_CTRL4 register	. 97
Table 81.	COUNTER_BDR_REG1 register	. 98
Table 82.	COUNTER_BDR_REG2 register	. 98
Table 83.	FIFO_STATUS1 register	. 98
Table 84.	FIFO_STATUS2 register	. 99
Table 85.	FIFO_DATA_OUT_TAG register	. 99
Table 86.	TAG_SENSOR field and associated sensor	100
Table 87.	Main sensors output data format in FIFO	102
Table 88.	Temperature output data format in FIFO	103
Table 89.	Timestamp output data format in FIFO	103
Table 90.	CFG-Change output data format in FIFO	104
Table 91.	BDR_SHUB	
Table 92.	Nack sensor output data format in FIFO	106
Table 93.	Step counter output data format in FIFO	107
Table 94.	MLC results in FIFO	108
Table 95.	MLC filters or features in FIFO	108
Table 96.	FIFO compression tags and associated data	.119
Table 97.	2xC compressed data output data format in FIFO	120
Table 98.	3xC compressed data output data format in FIFO	120
Table 99.	Example of disabled runtime compression	
Table 100.	Example of device configuration change with FIFO compression enabled	122
	UNCOPTR_RATE configuration	
Table 102.	FIFO compression example	123
	Content of output data registers vs. temperature	
	Document revision history	



# **List of figures**

Figure 1.	Pin connections	
Figure 2.	External reference signal example (INT2_IN_LH = 1)	. 22
Figure 3.	Accelerometer filtering chain (UI path)	. 24
Figure 4.	Accelerometer slope filter	. 26
Figure 5.	Dual-channel mode	. 28
Figure 6.	Gyroscope digital chain - mode 1 (UI/EIS) and mode 2	. 29
Figure 7.	Gyroscope digital chain - mode 3 (OIS)	. 32
Figure 8.	Gyroscope EIS channel	. 35
Figure 9.	Data-ready signal	. 38
Figure 10.	Level-sensitive trigger mode, DEN active-low	. 42
Figure 11.	Level-sensitive latched mode, DEN active-low	. 42
Figure 12.	Free-fall interrupt	. 47
Figure 13.	Wake-up interrupt (using the slope filter)	. 49
Figure 14.	6D recognized orientations	. 52
Figure 15.	Single-tap event recognition	. 54
Figure 16.	Double-tap event recognition (LIR bit = 0)	. 55
Figure 17.	Single and double-tap recognition (LIR bit = 0)	. 57
Figure 18.	Activity/inactivity recognition (using the slope filter)	
Figure 19.	Tilt example	. 67
Figure 20.	External sensor connections in mode 2	. 73
Figure 21.	SENSOR_HUB_X allocation example	. 80
Figure 22.	Pass-through feature	
Figure 23.	External controller connections in mode 3 (SPI 3-wire)	. 85
Figure 24.	Gyroscope filtering chain in mode 3	. 85
Figure 25.	Accelerometer filtering chain in mode 3	. 86
Figure 26.	Main sensors and time slot definitions	102
Figure 27.	FIFO mode (STOP_ON_WTM = 0)	109
Figure 28.	Continuous mode	.110
Figure 29.	Continuous-to-FIFO mode	. 111
Figure 30.	Bypass-to-continuous mode	.112
Figure 31.	Bypass-to-FIFO mode	.113
Figure 32.	ContinuousWTM-to-full mode	.114
Figure 33.	FIFO threshold (STOP_ON_WTM = 0)	.116
Figure 34.	FIFO threshold (STOP_ON_WTM = 1) in FIFO mode	.117
Figure 35.	FIFO threshold (STOP_ON_WTM = 1) in continuous mode	.117
Figure 36.	Qvar external connections	126
Figure 37.	Accelerometer self-test procedure (UI)	128
Figure 38.	Accelerometer self-test procedure (UI) with OIS chain on	130
Figure 39.	Accelerometer self-test procedure (OIS)	132
Figure 40.	Gyroscope self-test procedure (UI)	134
Figure 41.	Gyroscope self-test procedure (UI) with OIS chain on	136
Figure 42	Gyroscope self-test procedure (OIS)	138



### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5763 - Rev 4 page 147/147